Power Conditioning System Module

PEK-540

User Manual GW INSTEK PART NO. 82EK-11000M01



ISO-9001 CERTIFIED MANUFACTURER



This manual contains proprietary information, which is protected by copyrights. All rights are reserved. No part of this manual may be photocopied, reproduced or translated to another language without prior written consent of Good Will company.

The information in this manual was correct at the time of printing. However, Good Will continues to improve products and reserves the right to change specifications, equipment, and maintenance procedures at any time without notice.

Table of Contents

Introduction	
The Description on Chapters	11
Experiment 1 – Interleaved Buck Converter	13
Circuit Simulation	13
Experiment Devices	17
Experiment Procedure	18
The purpose of experiment	21
The experiment result	21
The Conclusion	23
Experiment 2 – Interleaved Boost Converter	24
Circuit Simulation	24
Experiment Devices	28
Experiment Procedure	29
The purpose of experiment	
The experiment result	
The Conclusion	34
Experiment 3 – Bi-directional DC-DC Converter	35
Circuit Simulation	
Experiment Devices	
Experiment Procedure	
The purpose of experiment	41
The experiment result	41
The Conclusion	
Experiment 4 – Three Phase Four Wire Boost Stand	d-alone
Inverter	45
Circuit Simulation	45
Experiment Devices	49

Experiment Procedure	49
The purpose of experiment	
The experiment result	52
The Conclusion	57

Experiment 5 – Three Phase Four Wire PV Grid-connected

Inverter	58
Circuit Simulation	58
Experiment Devices	61
Experiment Procedure	61
The purpose of experiment	
The experiment result	
The Conclusion	

Experiment 6 – Three Phase Four Wire Battery Energy

Storage System	68
Circuit Simulation	
Experiment Devices	73
Experiment Procedure	73
The purpose of experiment	77
The experiment result	
The conclusion	

Experiment 7 – Three Phase Four Wire Hybrid System86 Circuit Simulation 86

en care official action	
Experiment Devices	. 90
Experiment Procedure	.90
The purpose of experiment	
The experiment result	
The Conclusion	

Appendix A – PEK-540 Circuit Diagram	97
Power Conditioning System	
F28335 Delfino control CARD	
Gate Driver	

G≝INSTEK

Gate Driver Power	108
Appendix B – C Code Burning Procedure	109
Appendix C – RS232 Connection	118
Appendix D – SAS Operation Procedure	122
Installation and Startup	122
Interface Introduction	
Operation	129
Appendix Description	
Appendix E – BATSim Operation Procedure	133
Installation	134
Startup	137
Operation	140
Monitor Screen	142
Appendix F Design Principles	143
Experiment 1 Interleaved Buck Converter	143
Experiment 2 Interleaved Boost Converter	147
Experiment 3 Bidirectional DC-DC Converter	153
Experiment 4 Three-Phase Four-Wire Boost	
Standalone Inverter	154
Experiment 5 Three-Phase Four-Wire PV	
Grid-Connected Inverter	160
Experiment 6 Three-Phase Four-Wire Battery Energy	
Storage System	
Experiment 7 Three-Phase Four-Wire Hybrid System	169

ntroduction

As the figure 0.1 shown, PEK-540, the Power Conditioning System Module, is based on both the first-stage structure of Bi-directional DC-DC Converter and the second-stage structure of Three Phase Four Wire Inverter with fully digital control system. The purpose of this it, as shown in the figure 0.2, is to provide a learning platform for power converter of specifically digital control, having users, via PSIM software, to understand the principle, analysis as well as design of power converter through simulating process. More than that, it helps convert, via SimCoder tool of PSIM, control circuit into digital control and proceed to simulation with the circuit of DSP, eventually burning the control program, through simulating verification, in the DSP chip. Also, it precisely verifies the accuracy of designed circuit and controller via control and communication of DSP.

Figure 0.1

Experiment module of Power Conditioning System





Thre are 7 experiments can be fulfilled by PEK-540 as follows:

- 1. Interleaved Buck Converter
- 2. Interleaved Boost Converter
- 3. Bi-directional DC-DC Converter
- 4. Three Phase Four Wire Boost Stand-alone Inverter
- 5. Three Phase Four Wire PV Grid-connected Inverter
- 6. Three Phase Four Wire Battery Energy Storage System
- 7. Three Phase Four Wire Hybrid System

In addition to PEK-540, it is required to utilize PEK-005A auxiliary power module as figure 0.3 shown and PEK-006 JTAG burning module as figure 0.4 shown for experiments. Also, PTS-5000 experiment platform as figure 0.5 shown is necessary for completing the experiments.

G≝INSTEK

Figure 0.3

Auxiliary power module



Figure 0.4

JTAG burning module



G≝INSTEK

Figure 0.5

PTS-5000 experiment platform



G^wINSTEK

The DSP I/O pin configuration of PEK-510 is shown as the figure 0.6. Refer to the appendix A for the circuit diagrams of PEK-540, which can be divided into power circuit, sensing circuit, drive circuit and protection circuit. The sensing circuit is further divided into 2 sections; one is for test point measurement, and the other one is for feedback DSP control, both of which have varied attenuation amplifications individually as the following table 0-1 and table 0-2 shown.



Figure 0.6 I/O configuration

	Sensing item	Sensing ratio
1	PV arm inductor current (IP)	0.4
2	Battery arm inductor current (IB)	0.4
3	PV arm input voltage (VP)	0.0196
4	Battery arm input voltage (VB)	0.0196
5	DC link voltage (VD)	0.0196
6	Neutral point ground voltage (Vd1)	0.0196
7	Inverter A phase output current (IO-A)	0.4768
8	Inverter B phase output current (IO-B)	0.4768
9	Inverter C phase output current (IO-C)	0.4768
10	Inverter A phase load current (IL-A)	0.4768
11	Inverter B phase load current (IL-B)	0.4768
12	Inverter C phase load current (IL-C)	0.4768
13	Inverter A phase output voltage (VO-A)	0.0498
14	Inverter B phase output voltage (VO-B)	0.0498
15	Inverter C phase output voltage (VO-C)	0.0498
16	Grid power A phase voltage (VS-A)	0.0498
17	Grid power B phase voltage (VS-B)	0.0498
18	Grid power C phase voltage (VS-C)	0.0498

Table 0.1 PEK-540 test point measurement ratio

	Sensing item	Sensing
		ratio
1	PV arm inductor current (IP)	0.2410
2	Battery arm inductor current (IB)	0.2410
3	PV arm input voltage (VP)	0.0249
4	Battery arm input voltage (VB)	0.0249
5	DC link voltage (VDC)	0.0249
6	Neutral point ground voltage (Vd1)	0.0249
7	Inverter A phase output current (IO-A)	0.2996
8	Inverter B phase output current (IO-B)	0.2996
9	Inverter C phase output current (IO-C)	0.2996
10	Inverter A phase load current (IL-A)	0.2996
11	Inverter B phase load current (IL-B)	0.2996
12	Inverter C phase load current (IL-C)	0.2996
13	Inverter A phase output voltage (VO-A)	0.0249
14	Inverter B phase output voltage (VO-B)	0.0249
15	Inverter C phase output voltage (VO-C)	0.0249
16	Grid power A phase voltage (VS-A)	0.0249
17	Grid power B phase voltage (VS-B)	0.0249
18	Grid power C phase voltage (VS-C)	0.0249

The Description on Chapters

See the chapter arrangements as follows

Brief	Briefly describes the experimental method, experimental items and circuit setup. It also explains the contents of each chapter.
Experiment 1 Interleaved Buck Converter	To get to know the main circuit of interleaved buck converter, and learn the voltage and current dual-loop control method. To realize the DSP digital control circuit planning and learn the method of digital control programming via PEK-540 module. To well get familiar with the experiment devices and software manipulation.
Experiment 2 Interleaved Boost Converter	To get to know the main circuit of interleaved boost converter, and learn the voltage and current dual-loop control method. To realize the DSP digital control circuit planning and learn the method of digital control programming via PEK-540 module.
Experiment 3 Bi- directional DC-DC Converter	To get to know the main circuit of bi-directional DC-DC converter, and learn the control method. To realize the DSP digital control circuit planning and learn the method of digital control programming via PEK-540 module.
Experiment 4 Three phase Four Wire Boost Stand-alone Inverter	To get to know the three phase four wire boost stand-alone inverter integrated by the first-stage boost converter with the three-phase inverter, and learn the control method of inverter.

	To get to know the characteristics of PV module and diversified MPPT method, and learn the SimCoder code programming of Perturb and Observe method. Also, to realize MPPT via the PEK-540 boost converter, further fulfilling the experiment of three phase PV grid-connected inverter through integration with the second- stage three phase grid-connected inverter.
Experiment 6 Three phase Four Wire Battery Energy Storage System	To get to know the fundamental with structure of three phase four wire battery energy storage system, and synthesize the bi-directional DC-DC converter with three phase inverter, further proceeding to the code programming via SimCoder, after well planning.
Experiment 7 Three phase Four Wire Hybrid System	Synthesize the PV power system with the battery energy storage system to form the hybrid micro- grid system, further proceeding to the code programming via SimCoder, after well mapping out the PEK-540.

Experiment 1 – Interleaved Buck Converter

Circuit Simulation

The circuit parameters of converter are as follows:

Battery Voltage $V_b = 50V$ DC BUS Voltage $V_d = 100V$ $F_s = 40kHz$, $V_{tri} = 10V_{pp}$ (PWM) $C_b = 200uF$, $L_b = 661.5mH$, $C_{Bus} = 470uF$ $K_s = 0.24$ (AC current sensing factor) $K_v = 1/40$ (DC voltage sensing factor)

The analogue circuit diagram based on the parameters above is as the following figure 1.1 shown:

PSIM File: PEK-540_Sim1_ IL_Buck_V11.1.5_V1.1



Figure 1.1 Experiment 1 PSIM analogue circuit diagram

The simulation result is shown within the figure 1.2 and 1.3:







Figure 1.3 Experiment 1 analogue circuit simulation waveforms

The digital circuit diagram based on the analogue circuit is shown as the figure 1.4:

PSIM File: PEK-540_Lab1_ IL_Buck_V11.1.5_V1.1



Figure 1.4 Experiment 1 PSIM digital circuit diagram

The simulation result is shown within the figure 1.5:



Figure 1.5 Experiment 1 digital circuit simulation waveforms

After confirming simulation, the corresponding C Code will be generated automatically via "Generate Code" of "Simulate".

Experiment Devices

The required devices for experiment are as follows:

- PEK-540 * 1
- PEK-005A * 1
- PEK-006 * 1
- PTS-5000 * 1 (with GDS-2204E, PSW160-7.2, PEL-3031E)
- PC*1

Experiment Procedure

1. The experiment wiring is shown as the figure 1.6. Please follow it to complete wiring.



Figure 1.6 Experiment 1 wiring figure

2. After wiring, make sure the PEK-540 switch is OFF followed by turning the PEK-005A switch ON. The DSP red indicator lights on as the figure 1.7 shown, which means the DSP power is steadily normal.



Figure 1.7 DSP normal status with light on

- 3. Refer to the appendix B for burning procedure.
- 4. Connect the test leads of oscilloscope to IP, IB and VB, respectively, as the figure 1.8 shown.



Figure 1.8 Oscilloscope test leads wiring

5. Set voltage 100V and current 3A for PSW 160-7.2 as the figure 1.9 shown.



Figure 1.9 The settings of PSW 160-7.2

6. After powering on PEL-3031E, set CR Mode for Load mode with Low in Range. Further set 26Ω for Channel_A and 13Ω for Channel_B as the figure 1.10 shown.



Figure 1.10 The settings of PEL-3031E load

 After setting up and turning on PSW power and PEL-3031E load, finally turn on the switch of PEK-540.

The purpose of experiment

PEK-540 is the Bi-directional DC-DC Converter in terms of the firststage architecture. Within the Lab2 experiment, we will operate the unit under boost mode to observe, with fluctuations of load condition, if output voltage value is maintained within steady output via closed-loop system.

The experiment result

Due to the fact that the direction of inductor current is defined as positive under boost mode, the current displayed on oscilloscope will be negative under buck mode.

Electronic Load 26 Ω

The figure 1.11 shows that electronic load is set 26Ω . The figure 1.12 displays that IP output RMS current is 0.447A (1.1175A in actual value), and IB is 0.457A (1.1425A in actual value), and VB output RMS voltage is 0.961V (49.03V in actual value).

Figure 1.11 Electronic load 26Ω setting



GWINSTEK

Figure 1.12 Electronic load 26Ω measured waveform



Electronic Load 13 Ω

The figure 1.13 shows that electronic load is set 13Ω . The figure 1.14 displays that IP output RMS current is 0.827A (2.0675A in actual value), and IB is 0.841A (2.1025A in actual value), and VB output average RMS is 0.976V (49.795V in actual value).





G^w**INSTEK**

Figure 1.14 Electronic load 13Ω measured waveform



Per differed load operations, fill in the table 1.1 with the results in order. Refer to the table 0.1 for the sensing ratio.

Table 1.1 Output voltage current measured data in varied load settings

	IP(Arms)	IP(Arms)	IB(Arms)	IB(Arms)	VB(Vrms)	VB(Vrms)
	(Measured value)	d (Actual value)	(Measuree value)	d (Actual value)	(Measured value)	(Actual value)
Half load (26Ω)	0.447A	1.1175A	0.457A	1.1425A	0.961V	49.03V
Full load (13Ω)	0.827A	2.0675A	0.841A	2.1025A	0.976V	49.795V

The Conclusion

Based on the table 1.1, it is conceivable that output current, in the closed-loop buck converter system with load fluctuations, will increase in accord with load increment with maintaining output voltage unchanged.

Experiment 2 – Interleaved Boost Converter

Circuit Simulation

The converter specification is as follows:

 $\begin{array}{ll} & \mbox{Battery Voltage } V_b = 50V \\ & \mbox{DC BUS Voltage } V_d = 100V \\ & \mbox{F}_s = 40 \mbox{Hz} \ , \ V_{tri} = 10 \mbox{V}_{pp} \ (PWM) \\ & \mbox{C}_b = 200 \mbox{IF} \ , \ L_b = 661.5 \mbox{mH} \ , \ C_{Bus} = 470 \mbox{IF} \\ & \mbox{K}_s = 0.24 \ (AC \ current \ sensing \ factor) \\ & \mbox{K}_v = 1/40 \ (DC \ voltage \ sensing \ factor) \end{array}$ The analogue circuit diagram based on the parameters above is as the following figure 2.1 shown:

PSIM File: PEK-540_Sim2_ IL_ Boost_V11.1.5_V1.1



Figure 2.1 Experiment 2 - PSIM analogue circuit diagram

The simulation result is shown within the figure 2.2 and 2.3:



Figure 2.2 Experiment 2 analogue circuit simulation waveforms



Figure 2.3 Experiment 2 analogue circuit simulation waveforms

G^W INSTEK

The analogue circuit diagram based on the digital circuit is shown as the figure 2.4:

PSIM File: PEK-540_Lab2_IL_Boost_V11.1.5_V1.1



Figure 2.4 Experiment 2 PSIM digital circuit diagram

The simulation result is shown within the figure 2.5:



Figure 2.5 Experiment 2 digital circuit simulation waveforms After confirming simulation, the corresponding C Code will be

generated automatically via "Generate Code" of "Simulate".

Experiment Devices

The required devices for experiment are as follows:

- PEK-540 * 1
- PEK-005A * 1
- PEK-006 * 1
- PTS-5000 * 1 (with GDS-2204E, PSW160-7.2 and PEL-3031E)
- PC * 1

Experiment Procedure

1. The experiment wiring is shown as the figure 2.6. Please follow it to complete wiring.



Figure 2.6 Experiment 2 wiring figure

2. After wiring, make sure the PEK-540 switch is OFF followed by turning the PEK-005A switch ON. The DSP red indicator lights on as the figure 2.7 shown, which means the DSP power is steadily normal.



Figure 2.7 DSP normal status with light on

- 3. Refer to the appendix B for burning procedure.
- 4. Connect the test leads of oscilloscope to IP, IB and Vd, respectively, as the figure 2.8 shown.



Figure 2.8 Oscilloscope test leads wiring

5. Set voltage 50V and current 7A for PSW 160-7.2 as the figure 2.9 shown.



Figure 2.9 The settings of PSW 160-7.2

6. After powering on PEL-3031E, set CR Mode for Load mode with Low in Range. Further set 100Ω for Channel_A and 50Ω for Channel_B as the figure 2.10 shown.



Figure 2.10 The settings of PEL-3031E load

7. After setting up and turning on PSW power and PEL-3031E load, finally turn on the switch of PEK-540.

The purpose of experiment

PEK-540 is the Bi-directional DC-DC Converter in terms of the firststage architecture. Within the Lab2 experiment, we will operate the unit under boost mode to observe, with fluctuations of load condition, if output voltage value is maintained within steady output via closedloop system.

The experiment result

Due to the fact that the direction of inductor current is defined as positive under boost mode, the current displayed on oscilloscope will be positive.

Electronic Load 100 Ω

The figure 2.11 shows that electronic load is set 100Ω . The figure 2.12 displays that IP output RMS current is 0.411A (1.0275A in actual value), and IB is 0.396A (0.99A in actual value), and Vd output RMS voltage is 1.93V (98.469V in actual value).

Figure 2.11 Electronic load 100Ω setting





Figure 2.12 Load 100Ω measured waveform



Electronic Load 50 Ω

The figure 2.13 shows that electronic load is set 50Ω . The figure 2.14 displays that IP output RMS current is 0.827A (2.0675A in actual value), and IB is 0.811A (2.0275A in actual value), and Vd output average RMS is 1.92V (97.959V in actual value).

Figure 2.13 Electronic load 50Ω setting



G^W**INSTEK**

Figure 2.14 Load 50Ω measured waveform



Per differed load operations, fill in the table 2.1 with the results in order. Refer to the table 0.1 for the sensing ratio.

	IP(Arms)	IP(Arms)	IB(Arms)	IB(Arms)	Vd(Vrms)	Vd(Vrms)
	(Measured	(Measured	(Measured	(Measured	(Measured	(Measured
	value)	value)	value))	value)	value)	value))
Half load (100Ω)	0.411A	1.0275A	0.396A	0.99A	1.93V	98.469V
Full load (50Ω)	0.827A	2.0675A	0.811A	2.0275A	1.92V	97.959V

The Conclusion

Based on the table 2.1, it is conceivable that output current, in the closed-loop boost converter system with load fluctuations, will increase in accord with load increment with maintaining output voltage unchanged.
Experiment 3 – Bidirectional DC-DC Converter

Circuit Simulation The circuit parameters of converter are as follows:

> Battery Voltage $V_b = 50V$ DC BUS Voltage $V_d = 100V$ $F_s = 40kHz$, $V_{tri} = 10V_{pp}$ (PWM) $C_b = 200uF$, $L_b = 661.5mH$, $C_{Bus} = 470uF$ $K_s = 0.24$ (AC current sensing factor) $K_v = 1/40$ (DC voltage sensing factor)

The analogue circuit diagram based on the parameters above is as the following figure 3.1 shown:

PSIM File: PEK-540_Sim3_BD_DC-DC_V11.1.5_V1.1



Figure 3.1 Experiment 3 PSIM analogue circuit diagram

The simulation result is shown within the figure 3.2 and 3.3:



Figure 3.2 Experiment 3 analogue circuit simulation waveforms



Figure 3.3 Experiment 3 analogue circuit simulation waveforms

The digital circuit diagram based on the analogue circuit is shown as the figure 3.4:

PSIM File: PEK-540_Lab3_BD_DC-DC_V11.1.5_V1.2

G^w**INSTEK**



Figure 3.4 Experiment 3 PSIM digital circuit diagram The simulation result is shown within the figure 3.5:



Figure 3.5 Experiment 3 digital circuit simulation waveforms After confirming simulation, the corresponding C Code will be generated automatically via "Generate Code" of "Simulate".

Experiment Devices

The required devices for experiment are as follows:

- PEK-540 * 1
- PEK-005A * 1
- PEK-006 * 1
- PTS-5000 * 1 (with GDS-2204E and PSW160-7.2)
- PC * 1

Experiment Procedure

1. The experiment wiring is shown as the figure 3.6. Please follow it to complete wiring.



Figure 3.6 Experiment 3 wiring figure

2. After wiring, make sure the PEK-540 switch is OFF followed by turning the PEK-005A switch ON. The DSP red indicator lights on as the figure 3.7 shown, which means the DSP power is steadily normal.



Figure 3.7 DSP normal status with light on

- 3. Refer to the appendix B for burning procedure.
- 4. Connect the test leads of oscilloscope to IP, IB and Vd, respectively, as the figure 3.8 shown.



Figure 3.8 Oscilloscope test leads wiring

5. Set voltage 50V and current 1A for PSW 160-7.2 as the figure 3.9 shown.



Figure 3.9 The settings of PSW 160-7.2

- 6. Proceed to connection step in accordance with the appendix C.
- 7. After setting up and turning on PSW power output, finally turn on the switch of PEK-540.

The purpose of experiment

Lab3 is the Bi-directional DC-DC Converter. When powering on the circuit, change the operation mode of converter (Boost or Buck) via different current settings to observe the fluctuations of inductor current.

The experiment result

Due to the fact that the direction of inductor current is defined as positive under boost mode, the current displayed on oscilloscope will be negative under buck mode. And the Id1 and Id2 displayed on DSP oscilloscope are IP current and IB current, respectively.

$PSM_Id2set = 0$

As the figure 3.10 shown, through the observation on waveforms from DSP oscilloscope, Id1 and Id2 currents are in the proximity of zero on the condition of the command value PSM_ID2SET = 0. As the figure 3.11 shown, it can be clearly seen that IP output RMS current is 0.145A (0.362A in actual value), and IB is 0.116A (0.290A in actual value), and Vd is 1.98V (101.02V in actual value).

Figure 3.10 PSM_Id2set = 0



G^W**INSTEK**

Figure 3.11 PSM_Id2set = 0 measured waveform



$PSM_Id2set = -1$

As the figure 3.12 shown, through the observation on waveforms from DSP oscilloscope, Id1 is under the Boost mode with positive current direction, whereas Id2 is under the Buck mode with negative current direction on the condition of the command value PSM_ID2SET = -1. As the figure 3.13 shown, it can be clearly seen that IP output RMS current is 0.765A (1.912A in actual value), and IB is 0.829A (2.072A in actual value), and Vd is 1.98V (101.02V in actual value).



Experiment 3 – Bi-directional DC-DC Converter



$PSM_Id2set = 1$

G^w**INSTEK**

As the figure 3.14 shown, through the observation on waveforms from DSP oscilloscope, Id2 is under the Boost mode with positive current direction, whereas Id1 is under the Buck mode with negative current direction on the condition of the command value PSM_ID2SET = 1. As the figure 3.15 shown, it can be clearly seen that IP output RMS current is 0.939A (2.347A in actual value), and IB is 0.860A (2.150A in actual value), and Vd is 1.98V (101.02V in actual value).

Figure 3.12 PSM_Id2set= 1



G^W**INSTEK**

Figure 3.12 PSM_ Id2set= 1 measured waveform



Per the setting of PSM_ID2SET, fill in the table 3.1 with the measured IP, IB and Vd RMS values in order. Refer to the table 0.1 for the ratios of the measured values against the actual values and fill in the table 3.1 with the actual values.

Table 3.1 Output voltage current measured data in varied settings of PSM_ID2SET

	IP(Arms)	IP(Arms)	IB(Arms)	IB(Arms)	Vd (Vrms)	Vd (Vrms)
	(Measure	(Measure	(Measure	(Measure	(Measured	(Measured
	d value)	d value)	d value)	d value)	value)	value)
PSM_Id2set =0	0.145A	0.362A	0.116A	0.290A	1.98V	101.02V
PSM_Id2set =-1	0.765A	1.912A	0.829A	2.072A	1.98V	101.02V
PSM_Id2set =1	0.939A	2.347A	0.860A	2.150A	1.98V	101.02V

From the table 3.1 shown, it has seen that the 2 sets of inductor current have differences due to the circuit loss, though the ideal situation is identically same for 2 sets of inductor current.

The Conclusion

Within the Lab3 experiment, the first converter is in charge of voltage output, whist the PSM_ID2SET command of the second converter determines current direction. When PSM_ID2SET is positive, the second converter operates under Boost mode and the first converter operates under Buck mode. In contrast, when PSM_ID2SET is negative, the second converter operates under Buck mode and the first converter operates under Buck mode.

Experiment 4 – Three Phase Four Wire Boost Stand-alone Inverter

Circuit Simulation

The system specification is as follows:

Battery Voltage Vb = 50VDC BUS Voltage Vd = 100VFs = 40kHz, Vtri = 10Vpp (DC-DC PWM) Fs = 20kHz, Vtri = 10Vpp (Inverter PWM) $C_b = 200uF$, $L_b = 661.5uH$, $C_{Bus} = 470uF$ L = 1.02mH, C = 10uFKs = 0.24 (DC current sensing factor) Ks = 0.3 (AC current sensing factor) Kv = 1/40 (DC voltage sensing factor) Kv = 1/40 (AC voltage sensing factor) The analogue circuit diagram based on the parameters above is as the following figure 4.1 shown: PSIM File: PEK-540_Sim4_3P4W_Boost_SA_Inv(50Hz)_V11.1.5_V1.1



Figure 4.1 Experiment 4 PSIM analogue circuit diagram The simulation result is shown within the figure 4.2 and 4.3:



Figure 4.2 Experiment 4 analogue circuit simulation waveforms



Figure 4.3 Experiment 4 analogue circuit simulation waveforms The digital circuit diagram based on the analogue circuit is shown as the figure 4.4:

PSIM File: PEK-

540_Lab4_3P4W_Boost_SA_Inv(50Hz)_V11.1.5_V1.1



Figure 4.4 Experiment 4 PSIM digital circuit diagram

The simulation result is shown within the figure 4.5 and 4.6:







Figure 4.6 Experiment 4 digital circuit simulation waveforms

After confirming simulation, the corresponding C Code will be generated automatically via "Generate Code" of "Simulate".

Experiment Devices

The required devices for experiment are as follows:

- PEK-540 * 1
- PEK-005A * 1
- PEK-006 * 1
- PTS-5000 * 1 (with GDS-2204E, PSW160-7.2 and GPL-500)
- PC*1

Experiment Procedure

1. The experiment wiring is shown as the figure 4.7. Please follow it to complete wiring.



Figure 4.7 Experiment wiring figure

2. After wiring, make sure the PEK-540 switch is OFF followed by turning the PEK-005A switch ON. The DSP red indicator lights on as the figure 4.8 shown, which means the DSP power is steadily normal.



Figure 4.8 DSP normal status with light on

- 3. Refer to the appendix B for burning procedure.
- 4. Connect the test leads of oscilloscope to VOA, VOB, VOC and IOA, respectively, as the figure 4.9 shown.



Figure 4.9 Oscilloscope test leads wiring

GUINSTEKExperiment 4 – Three Phase Four Wire Boost Stand-alone Inverter

5. Set voltage 50V and current 7.56A for PSW 160-7.2 as the figure 4.10 shown.

Figure 4.10 The settings of PSW



6. As the figure 4.11 shown, follow the steps below for GPL-500 operation. Power on GPL-500 → Rotate the Three Phase Lord knob to 2 (Resistance Load) → Set 1TS and 2TS as OFF, and 3TS as ON, which indicates no-load mode.



- 7. Proceed to connection step in accordance with the appendix C.
- 8. After setting up and turning on PSW power output, finally turn on the switch of PEK-540.

The purpose of experiment

This experiment is the load fluctuation test of independent inverter. It discusses output voltage and output current fluctuating waveforms when operating in no-load, half-load and full-load modes. Also, it discusses if output voltage is remained balanced when operating in out of balanced.

The experiment result

GPL-500 in no-load mode

The figure 4.12 shows that when GPL-500 is set as no-load mode, VOA output RMS voltage is 1.45V (29.11V in actual value), and VOB output RMS voltage is 1.45V (29.11V in actual value), and VOC output RMS voltage is 1.44V (28.91V in actual value), and IOA output RMS current is 0.137A (0.287A in actual value).



GPL-500 in half-load mode (20 Ω)

As the figure 4.13 shown, both 1TS and 3TS are set ON, and 2TS is OFF, which indicates the half-load mode.

GUINSTEK Experiment 4 – Three Phase Four Wire Boost Stand-alone Inverter



The figure 4.14 shows that when GPL-500 is set half-load mode setting, the VOA output RMS voltage is 1.45V (29.11V in actual value), and VOB output RMS voltage is 1.45V (29.11V in actual value), and VOC output RMS voltage is 1.44V (28.91V in actual value) and IOA output RMS current is 0.726A (1.522A in actual value).

Figure 4.14 Half-load measured waveform



GPL-500 in full-load mode (10 Ω)

The figure 4.15 shows that when 1TS, 2TS and 3TS are set ON, it turns out full-load mode. The figure 4.16 shows that when GPL-500 is set full-load mode setting, the VOA output RMS voltage is 1.45V (29.11V in actual value), and VOB output RMS voltage is 1.45V (29.11V in actual value), and VOC output RMS voltage is 1.44V (28.91V in actual value) and IOA output RMS current is 1.380A (2.893A in actual value).

G^W**INSTEK**



GPL-500 in out-of-balanced load mode (Ra/Rb/Rc = $20/10/10\Omega$)

The figure 4.17 shows that when 1TS and 2TS are set ON, and 3TS is set OFF, it turns out out-of-balanced load mode.

- [1]. The figure 4.18 shows that when GPL-500 is set out-ofbalanced load mode setting, the VOA output RMS voltage is 1.47V (29.51V in actual value), and VOB output RMS voltage is 1.45V (29.51V in actual value), and VOC output RMS voltage is 1.40V (28.11V in actual value). The output voltage is balanced state currently.
- [2]. The figure 4.19 shows that when GPL-500 is set out-ofbalanced load mode setting, the IOA output RMS current is 0.747A (1.566A in actual value), and IOB output RMS current is 1.41A (2.955A in actual value), and IOC output RMS current is 1.35A (2.830A in actual value). The output current is out-ofbalanced state currently.

GUINSTEKExperiment 4 – Three Phase Four Wire Boost Stand-alone Inverter



Per no-load, half-load and full-load settings of GPL-500, fill in the table 4.1 with the measured values of VOA, VOB, VOC and IOA, respectively. Refer to the table 0.1 for the sensing ratio followed by filling in the actual values.

Table 4.1 Output voltage current measured data in varied load settings of GPL-500

GPL-500	VOA(Vrms)	VOA(Vrms)	VOB(Vrms)	VOB(Vrms)	VOC(Vrms)	VOC(Vrms)
	(Measured	(Measured	((Measure	(Measured	(Measured	(Measured
	value)	value)	d value)	value)	value)	value)
No Load	1.45V	29.11V	1.45V	29.11V	1.44V	28.91V
Half load	1.45V	29.11V	1.45V	29.11V	1.44V	28.91V
Full load	1.45V	29.11V	1.45V	29.11V	1.44V	28.91V

GPL-500	IOA(Irms)	IOA(Irms)
	(Measured (Measure	
	value)	value)
No Load	0.137A	0.287A
Half load	0.726A	1.522A
Full load	1.380A	2.893A

As the figure 4.1 shown, when GPL-500 changes from no-load to full-load setting, the output current IOA increases gradually and the output voltage VOA, VOB, VOC remain unchanged.

Per out-of-balanced load setting of GPL-500, fill in the table 4.2 with the measured values of VOA, VOB, VOC, IOA, IOB and IOC, respectively. Refer to the table 0.1 for the sensing ratio followed by filling in the actual values.

Table 4.2 Output voltage current measured data in varied load settings of GPL-500

GPL-500	(Measured	(Measured	(Measured	(Measured	Voc(Vrms) (Measured value)	
Out-of- balanced load	1.47V	29.51V	1.45V	29.11V	1.40V	28.11V
GPL-500	•		(Measured	lов(lrms) (Measured value)		loc(Irms) (Measured value)
Out-of- balanced load	0.747A	1.566A	1.410A	2.955A	1.350A	2.830A

As the figure 4.2 shown, when load is out-of-balanced, output voltage remains balanced state. When, however, output current IOA is the half value (1/2) of IOB and IOC current value, output current is out-of-balanced state.

The Conclusion

Within the Lab4 practical test of independent inverter, output current of inverter increases gradually, during the process from noload adjusting to full-load state, and output voltage remains unchanged. However, while operating in out-of-balanced load, output current is out-of-balanced state but output voltage remains balanced state.

Experiment 5 – Three Phase Four Wire PV Gridconnected Inverter

Circuit Simulation

The circuit parameters of system are as follows:

Battery Voltage Vb = 50V DC BUS Voltage Vd = 100V AC Source Voltage V_{LL} = 50Vrms Fs = 40kHz, Vtri = 10Vpp (DC-DC PWM) Fs = 20kHz, Vtri = 10Vpp (Inverter PWM) $C_b = 200uF$, $L_b = 661.5uH$, C_{Bus} = 470uFL = 1.02mH, C = 10uFKs = 0.24 (DC current sensing factor) Ks = 0.3 (AC current sensing factor) Kv = 1/40 (DC voltage sensing factor) Kv = 1/40 (AC voltage sensing factor) The analogue circuit diagram based on the parameters above is as the following figure 5.1 shown: PSIM File: PEK-540_Sim5_3P4W_PV_GC_Inv(50Hz)_V11.1.5_V1.1



Figure 5.1 Experiment 5 PSIM analogue circuit diagram

The simulation result is shown within the figure 5.2:



Figure 5.2 Experiment 5 analogue circuit simulation waveforms

The digital circuit diagram based on the analogue circuit is shown as the figure 5.3:

PSIM File: PEK-540_Lab5_3P4W_PV_GC_Inv(50Hz)_V11.1.5_V1.1



Figure 5.3 Experiment 5 PSIM digital circuit diagram

Due to the fact that to simulate the file, which is the Code circuit with the adjusted frequency of MPPT 1Hz, is time-consuming, we adopt the other file, which is the digital circuit named with "PEK-540_Sim5-1_3P4W_PV_GC_Inv(50Hz)_V11.1.5_V1.1" with the adjusted frequency of MPPT 100Hz, for simulation that results in the prompt result within short time period. See the figure 5.4 for the simulation result.





After confirming simulation, the corresponding C Code will be generated automatically via "Generate Code" of "Simulate".

Experiment Devices

The required devices for experiment are as follows:

- PEK-540 * 1
- PEK-005A * 1
- PEK-006 * 1
- PTS-5000 * 1 (with GDS-2204E, PSW160-7.2, APS-300 and GPL-500)
- PC*1

Experiment Procedure

1. The experiment wiring is shown as the figure 5.5. Please follow it to complete wiring.



Figure 5.5 Experiment 5 wiring figure

2. After wiring, make sure the PEK-540 switch is OFF followed by turning the PEK-005A switch ON. The DSP red indicator lights on as the figure 5.6 shown, which means the DSP power is steadily normal.



Figure 5.6 DSP normal status with light on

- 3. Refer to the appendix B for burning procedure.
- 4. Connect the test leads of oscilloscope to IOA, IOB and IOC respectively, as the figure 5.7 shown.



Figure 5.7 Oscilloscope test leads wiring

GUINSTEK Experiment 5 – Three Phase Four Wire PV Grid-connected Inverter

5. Refer to the appendix D – SAS software operation manual for PV system setting process in simulation. As the figure 5.8 shown, the open circuit voltage of first curve is 60V, and the short circuit current is 4.4A with the MPP voltage 50V along with the MPP current 4A. As the figure 5.9 shown, the value of second curve is set 90% of the first MPP. The open circuit voltage of the second MPP, therefore, is 54V, and the short circuit current is 3.96A with the MPP voltage 45V along with the MPP current 3.6A.



6. The operation process of APS-300 is shown as the figure 5.10. Power on APS-300 → Set 50Hz for APS-300 frequency → Set operation mode as 3P4W → Set output voltage as 28.86V.



7. As the figure 5.11 shown, follow the steps below for GPL-500 operation. Power on GPL-500 → Rotate the Three Phase Lord knob to 2 (Resistance Load) → Set 1TS and 3TS as ON, and 2TS as OFF, which indicates half-load mode.

Figure 5.11 GPL-500 half-load Setting



8. After setting up, turn on PSW output via SAS program and open APS-300 output followed by powering on PEK-540 for test.

The purpose of experiment

This experiment, which is the Grid power system, simulates the pattern of PV panel via PSW 160-7.2, and simulates grid power via APS-300. Observe the power fluctuations between inverter and grid power when this system is under operation.

The experiment result

 In the early phase of PSW operation, it is evident that supply to load power is insufficient; therefore, APS-300 output supplements the required power for load. As the figure 5.12 & 5.13 shown, the power provided by PSW is 28.26W, whilst the single phase power provided by APS-300 is 34.8W.

Figure 5.12 Default PSW output power



2. As the figure 5.14 & 5.15 shown, after a period of time of PSW operation, it has seen that load power rises to 105.7W and the single phase power provided by APS-300 lowers down to 12.9W.

GWINSTEK



3. As the figure 5.16 & 5.17 shown, when the MPP reaches, the PSW output power is 200W and the required power by load is 125W; therefore, APS-300 absorbs the additional output power.



GUINSTEK Experiment 5 – Three Phase Four Wire PV Grid-connected Inverter

Owning to the fact that the power-voltage curve of PV panel constantly fluctuates in accordance with the environmental and external factors, we have managed to make sure inverter remains the maximum power output in any given environmental conditions, via 2 curves alternation, to meet the highest utilization rate. As the figure 5.18 & 5.19 shown, it is clear that the output power of arbitrary curves alternation is approaching the maximum power output point and remains steadily.



The Conclusion

This experiment is executed on the basis of operations of PV inverter and power grid in parallel, jointly providing power and passing to load. When the power provided by PV inverter is insufficient, power grid supplements the required power for load. Also, when power of PV inverter is sufficient to supply load, the redundant electrical energy can be sent to power grid.

Experiment 6 – Three Phase Four Wire Battery Energy Storage System

Circuit Simulation

The circuit parameters of system are as follows:

Battery Voltage Vb = 50VDC BUS Voltage Vd = 100VAC Source Voltage V_{LL} = 50VrmsFs = 40kHz, Vtri = 10Vpp (DC-DC PWM) Fs = 20kHz, Vtri = 10Vpp (Inverter PWM) C_b = 200uF, L_b = 661.5uH, C_{Bus}= 470uFL = 1.02mH, C = 10uFKs = 0.24 (DC current sensing factor) Ks = 0.3 (AC current sensing factor) Kv = 1/40 (DC voltage sensing factor) Kv = 1/40 (AC voltage sensing factor) The analogue circuit diagram based on the parameters above is as the following figures 6.1, 6.3 & 6.5 shown: PSIM File: PEK-540_Sim6-1_3P4W_BESS_EXT(50Hz)_V11.1.5_V1.1



Figure 6.1 Experiment 6 PSIM analogue circuit diagram

The simulation result is shown within the figure 6.2:



Figure 6.2 Experiment 6 analogue circuit simulation waveforms

PSIM File: PEK-540_Sim6-2_3P4W_BESS_PQ(50Hz)_V11.1.5_V1.1



Figure 6.3 Experiment 6 PSIM analogue circuit diagram

The simulation result is shown within the figure 6.4:



Figure 6.4 Experiment 6 analogue circuit simulation waveforms
PSIM File: PEK-540_Sim6-3_3P4W_BESS_SA(50Hz)_V11.1.5_V1.1



Figure 6.5 Experiment 6 PSIM analogue circuit diagram

The simulation result is shown within the figure 6.6:



Figure 6.6 Experiment 6 analogue circuit simulation waveforms

The digital circuit diagram based on the analogue circuit is shown as the figure 6.7:

PSIM File: PEK-540_Lab6_3P4W_BESS(50Hz)_V11.1.5_V1.1



Figure 6.7 Experiment 6 PSIM digital circuit diagram

The simulation result is shown within the figure 6.8:



Figure 6.8 Experiment 6 digital circuit simulation waveforms After confirming simulation, the corresponding C Code will be generated automatically via "Generate Code" of "Simulate".

Experiment Devices

The required devices for experiment are as follows:

- PEK-540 * 1
- PEK-005A * 1
- PEK-006 * 1
- PTS-5000 * 1 (with GDS-2204E, PSW160-7.2, APS-300, PEL-3031E and GPL-500)
- PC*1

Experiment Procedure

1. The experiment wiring is shown as the figure 6.9. Please follow

it to complete wiring.



Figure 6.9 Experiment 6 wiring figure

2. After wiring, make sure the PEK-540 switch is OFF followed by turning the PEK-005A switch ON. The DSP red indicator lights on as the figure 6.10 shown, which means the DSP power is steadily normal.



Figure 6.10 DSP normal status with light on

- 3. Refer to the appendix B for burning procedure.
- 4. Connect the test leads of oscilloscope to VOA, VOB, VOC and IOA, respectively, as the figure 6.11 shown.



Figure 6.11 Oscilloscope test leads wiring

GUINSTEK Experiment 6 – Three Phase Four Wire Battery Energy Storage Syste

5. The operation process of APS-300 is shown as the figure 6.12. Power on APS-300 → Set 50Hz for APS-300 frequency → Set operation mode as 3P4W → Set output voltage as 28.86V → Activate APS-300 Output after everything is confirmed.





6. As the figure 6.13 shown, follow the steps below for GPL-500 operation. Power on GPL-500 → Rotate the Three Phase Lord knob to 2 (Resistance Load) → Set 2TS as OFF, and 1TS and 3TS as ON, which indicates half-load mode.

Figure 6.13

GPL-500 half-load



 Proceed to connection step in accordance with the appendix C – RS232 Connection. 8. Refer to the appendix E – BATSim operation manual for detailed setting. As the figure 6.14 shown, set 300mAh for battery capacity, which is 50% by default capacity. The voltage in full charge is 50V, whilst it is 45V for full discharge. The voltage difference of internal charge and discharge is 0.5V.

E ieure C 14	e BASim v		5.0				and a second
Figure 6.14	OP Cell Charaters						EXIT
Batter simulation	CellSpec. Capacity(mAh) 300	Power IO ASRL33::INSTR	SN GET150719	_	SubID 0	SampRate(ms)	上午 11:44:48.79 2020/4/10
parameter setting	InitCap(%) 50 Vo(V) 50	Manufactur GW-INSTEK	ModelNam PSW160-7.2	Ver. 02.23.20190517			
	Voff 45 Vdiff 0.3	IO ASRL22::INSTR Manufactur GW	SN GET140758 ModelNam PEL-3031E	Ver. V1.03.002	SubID 69	Re-Config	

9. After setting up the instrument with confirmation, activate both PSW and PEL power output via BATSim followed by powering on APS-300 output. Lastly, turn On PEK-540.

The purpose of experiment

This experiment, which is the battery power storage system, simulates battery via PSW 160-7.2 and PEL-3031E, and simulates grid power via APS-300. Observe both power and waveform fluctuations between inverter and grid power when this system is under operation.

The experiment result

Battery Discharge Mode

As the figure 6.15 shown, the default setting of inverter output power Poc is 50 with the DSP oscilloscope displaying waveforms of output voltage and current of inverter. The figure 6.16 displays that while inverter output voltage VOA and output current IOA are inphase state, VOA output RMS voltage is 1.43V (28.71V in actual value), and VOB output RMS voltage is 1.43V (28.71V in actual value), and VOC output RMS voltage is 1.41V (28.31V in actual value), and IOA output RMS current is 0.331A (0.693A in actual value).Through the status of battery we can realize the battery power is passed to grid power and load via inverter, which is the so-called discharge mode.



G^W**INSTEK**



Battery Charge Mode

As the figure 6.18 shown, the inverter output power command parameter Poc is set in -50 with the DSP oscilloscope displaying waveforms of output voltage and current of inverter. The figure 6.19 displays that while inverter output voltage VOA and output current IOA are anti-phase state, VOA output RMS voltage is 1.43V (28.71V in actual value), and VOB output RMS voltage is 1.42V (28.51V in actual value), and VOC output RMS voltage is 1.42V (28.51V in actual value), and IOA output RMS current is 0.280A (0.587A in actual value). As the figure 6.20 shown, through the status of battery we can realize that grid power offers the power to both battery and load, which is the so-called charge mode.

GUINSTEK Experiment 6 – Three Phase Four Wire Battery Energy Storage Syste



Inverter Independent Mode (balanced half-load)

Adjust Poc setting back to 50 followed by powering off APS-300 and the inverter under independent mode is powered by battery. The figure 6.21 shows that VOA output RMS voltage is 1.46V (29.31V in actual value), and VOB output RMS voltage is 1.43V (28.71V in actual value), and VOC output RMS voltage is 1.42V (28.51V in actual value), and IOA output RMS current is 0.729A (1.528A in actual value).

Figure 6.21 Measured waveform of inverter independent mode



Inverter independent mode (out-of-balanced mode $Ra/Rb/Rc = \infty/20/20\Omega$)

As the figure 6.22 shown, adjust GPL-500 to out-of-balanced mode and rotate the knob to Resistance Load followed by setting 2TS as ON and 1TS with 3TS as OFF.

GUINSTEK Experiment 6 – Three Phase Four Wire Battery Energy Storage Syste

Figure 6.22 GPL-500 out-ofbalanced mode setting



As the figure 6.23 shown, when load is out-of-balanced, output voltage of inverter is still balanced.

Figure 6.23 Measured voltage output waveform of load out-ofbalanced mode



As the figure 6.24 shown, connect the test leads to the load current ILA, ILB and ILC. Also, the figure 6.25 shows that ILA is zero and therefore three phase current is in out-of-balanced state.



Active power filter

Select PSM_ISA (grid power) and PSM_ILA (load) for

DSP oscilloscope waveform.

As the figure 6.13 shown, adjust GPL-500 to resistive half-load and turn on APS-300. The figure 6.26 shows that both grid power and load current are sine waves.

GUINSTEK Experiment 6 - Three Phase Four Wire Battery Energy Storage Syste



As the figure 6.27 shown, adjust GPL-500 to Rectifier Load and set 4TS as ON and 5TS as OFF, which indicates the non-linear load. As the figure 6.28 shown, though load current is the non-linear current, the grid power current can be rectified to be nearly sine wave via the active power rectification of inverter.



Figure 6.28 Non-linear grid power and load current

Port settings - Serial port: Baud rate: Parity check:	13 115200 None				
Operation mod			· · · · · · · · · · · · · · · · · · ·	(\mathbf{M})	\sim
Select output	variables	ted variables	h	m.	.M
PSM_Voa PSM_Voc PSM_Jos PSM_Jos PSM_Job PSM_Job PSM_JLb PSM_ILc Set input varia	* PSM =	Jsa JLa Update Al		r p	
Kid Por	0.7	Update			
KQI KQI	1	Update Update	Timebase scale	Variables Variable PSM_Isa Color Scale PSM_Isa	Ver-PSM_La V
	Disconnect	Pause	Save Help	Offset 0 Auto scale DC _AC _Gnd	Level 0 Delay 0

Under the condition of half-load of independent mode, fill in the table 6.1 with the measured VOA, VOB, VOC and IOA RMS values in order. Refer to the table 0.1 for the sensing ratio.

Table 6.1 Three phase output voltage current measured data under the	
condition of half-load of independent mode	

GPL-500	VOA(Vrms)	VOA(Vrms)	VOB(Vrms)	VOB(Vrms)	VOC(Vrms)	VOC (Vrms)
	(Measured	l (Measured	(Measured	l (Measured	(Measured	(Measured
	value)	value)	value)	value)	value)	value)
Half Load	1.46V	29.31V	1.43V	28.71V	1.42V	28.51V

GPL-500	· · · ·	IOA(Irms) ed (Measured
	value)	value)
Half Load	0.729A	1.528A

Under the condition of out-of-balanced of independent mode, fill in the table 6.2 with the measured VOA, VOB, VOC, ILA, ILB and IC RMS values in order. Refer to the table 0.1 for the sensing ratio.

Table 6.2 Three phase output voltage current measured data under the condition of out-of-balanced of independent mode

GPL-500	VOA(Vrms)	VOA(Vrms)	VOB(Vrms)	VOB(Vrms)	VOC(Vrms)	VOC(Vrms)
	(Measured	(Measured	(Measured	(Measured	(Measured	(Measured
	value)	value))	value)	value)	value)	value)
Out-of- balanced Load	1.37V	27.51V	1.50V	30.12V	1.44V	28.91V

GUINSTEK Experiment 6 – Three Phase Four Wire Battery Energy Storage Syste

GPL-500	ILA(Irms)	l LA(Irms)	l LB(lrms)	l LB(lrms)	l LC(Irms)	I LC (Irms)
	(Measured	(Measured	(Measured	(Measured	(Measured	(Measured
	value)	value)	value)	value)	value)	value)
Out-of-						
balanced	0A	0A	0.753A	1.578A	0.756A	1.584A
Load						

From the table 6-1 & 6-2, it is clear that in the independent mode, whether load is balanced or out-of-balanced, three phase output voltage is still approaching balanced state.

The conclusion

- A. This experiment, which is equipped with battery charge/discharge mode, passes battery power to load when battery is in discharge mode. However, when battery is in charge mode, grid power will be responsible for passing power to load and, in the meantime, charging to battery.
- B. When grid power is cut off, the system switches to independent mode in which the battery passes power to load. If any change occurs in load, inverter can maintain balance of output voltage.
- C. When it is under grid-connected mode and load is non-linear, the grid power current waveform, via the active power filter of inverter, will be compensated to nearly sine wave.

Experiment 7 – Three Phase Four Wire Hybrid System

Circuit Simulation

The converter specification is as follows:

Battery Voltage Vb = 50V PV Voltage Vp = 50V DC BUS Voltage Vd = 100V AC Source Voltage V_{LL} = 50Vrms Fs = 40kHz, Vtri = 10Vpp (DC-DC PWM) Fs = 20kHz, Vtri = 10Vpp (Inverter PWM) C_b = 200uF, L_b = 661.5uH, C_{Bus} = 470uF L = 1.02mH, C = 10uF Ks = 0.24 (DC current sensing factor) Ks = 0.3 (AC current sensing factor) Kv = 1/40 (DC voltage sensing factor) Kv = 1/40 (AC voltage sensing factor) The analogue circuit diagram based on the parameters above is as the following figure 7.1 shown: PSIM File: PEK-540_Sim7_3P4W_Hybrid(50Hz)_V11.1.5_V1.1



Figure 7.1 Experiment 7 - PSIM analogue circuit diagram

The simulation result is shown within the figure 7.2 and 7.3:



Figure 7.2 Experiment 7 analogue circuit simulation waveforms



Figure 7.3 Experiment 7 analogue circuit simulation waveforms

The digital circuit diagram based on the analogue circuit is shown as the figure 7.4:

PSIM File: PEK-540_Lab7_3P4W_Hybrid(50Hz)_V11.1.5_V1.2



Figure 7.4 Experiment 7 PSIM digital circuit diagram

Because the generated Code circuit with MPPT adjusted frequency 1Hz consumes much longer time for simulation, we instead provide the other digital circuit, "PEK-

540_Sim7D_3P4W_Hybrid(50Hz)_V11.1.5_V1.1", with adjusted MPPT frequency 100Hz for simulation that consumes less time for practical result. Refer to the figure 7.5 & 7.6 for the simulation result.

GUINSTEK Experiment 7 – Three Phase Four Wire Hybrid System



Figure 7.5 Experiment 7 digital circuit simulation waveforms



Figure 7.6 Experiment 7 digital circuit simulation waveforms After confirming simulation, the corresponding C Code will be generated automatically via "Generate Code" of "Simulate".

Experiment Devices

The required devices for experiment are as follows:

- PEK-540 * 1
- PEK-005A * 1
- PEK-006 * 1
- PTS-5000 * 1 (with GDS-2204E, PSW160-7.2*2, PEL-3031E, APS-300 and GPL-500)
- PC * 1

Experiment Procedure

1. The experiment wiring is shown as the figure 7.7. Please follow

it to complete wiring.



Figure 7.7 Experiment wiring figure

2. After wiring, make sure the PEK-540 switch is OFF followed by turning the PEK-005A switch ON. The DSP red indicator lights on as the figure 7.8 shown, which means the DSP power is steadily normal.



Figure 7.8 DSP normal status with light on

- 3. Refer to the appendix B for burning procedure.
- 4. Connect the test leads of oscilloscope to VOA, VOB, VOC and IOA, respectively, as the figure 7.9 shown.



Figure 7.9 Oscilloscope test leads wiring

5. Refer to the appendix D – SAS software operation manual for the setting process of simulation PV panel. As the figure 7.10 shown, the open circuit voltage of the 1st curve is 60V, and the short circuit current is 3.3A, and the maximum power point voltage is 50V, and the maximum power point current is 3A. On the other

G≝INSTEK

Figure 7.10

The 1st curve setting

hand, the 2nd curve setting is 90% of that of the 1st curve.



6. Refer to the appendix E – BATSim software operation manual for the setting process of simulation battery. As the figure 7.11 shown, set 300mAh for battery capacity, which is 50% by default capacity. The voltage in full charge is 50V, whilst it is 45V for full discharge. The voltage difference of internal charge and discharge is 0.5V.

Figure 7.11	BASimui File Edit Operate Tools Vi Q dQ	indow Help					- 0 ×
Battery simulation parameter setting	Capacity(mAh) 300 InitCap(%) 50 Vo(V)	Power IO Manufactur	SN ModelNam	Ver.	SubID 0		■ ExtT 下午 00:00:00.00 YYYY/MM/DD
	Voff 45	Load IO Manufactur	SN ModelNam	Ver.	SubID 0	Re-Config	

7. As the figure 7.12 shown, power on APS-300 and set 50Hz for frequency, 3P4W for mode, 28.86V for output voltage.



GUINSTEK Experiment 7 – Three Phase Four Wire Hybrid System

8. As the figure 7.13 shown, power on GPL-500 and rotate the Three Phase Lord knob to 2 (Resistance Load). Set 1TS and 3TS as ON, and 2TS as OFF, which indicates the half-load mode. Please note that this experiment can only be executed when load is under half-load mode.



9. After setting up, turn on PSW and PEL output via SAS and BATSim programs and also open APS-300 output followed by powering on PEK-540 for test.

The purpose of experiment

This experiment, which is the hybrid inverter system of PV and battery, further describes the modes of PV and battery in the inverter system.

The experiment result

Battery Discharge Mode

As the figure 7.14 shown, when powering on, due to the fact that the PV panel is Not able to provide load with enough power, the battery and grid power will supply the insufficient power instead, which is the so-called discharge mode.

Figure 7.14 BAT in discharge state



Battery Charge Mode

As the figure 7.15 shown, when PV panel is the maximum power point output, due to the fact that the power is able to provide load with sufficient power, the redundant power will be recharged back to battery storage, which is the so-called charge mode.

Figure 7.15 BAT in charge state



As the figure 7.16 & 7.17 shown, during the experiment process, we simulate different curves by varied sun exposures from the 2 differed PV curves by default. The 2 curves can switch at any time and head toward the maximum power point in the end, individually.



Figure 7.17 SAS in the maximum power point of the 2nd curve

PV Source ASRL32-INSTR	Voc 54	Vmp 45	Margin 0	SAS_Create	STOP 2020/4/8 下午 03:38:51.6
	Bc 2.97	Imp 2.7	Mode	SAS_Config_2	STOP 1 14 03:38:51.6
se out status code si 0 starte	3.4 3.2 - 3 2.8 - 2.6 - 2.4 -			Kine A5, Cordg 1 10- 36, Cordg 2 1 10- 10- 10- 10- 10- 10- 10- 10-	0
	22- 2- 18- 18- 14- 12-			Upload 100- 30- 70- 44.30 60-	
Cuput OFF/ON	1- 0.5- 0.6- 0.4- 0.2-			Current 10- 2.73 46- Power 20- 120.89 D	
SAS Table	0-1 0 11	20 90 A Volt		o so Intensive	20 30 40 50 6 Volt
0 Voc Vmp 00 50 30 mp	7 Votage 77- 76.5-	/ Current 💽 / Power 📓		<u>9</u>	

The Conclusion

We can clearly understand that, though the experiment, the power provided by PV panel is determined by the external factors. When the power provided to load is insufficient, battery will adapt into discharge state, which compensates the insufficient power required by load. While, on the other hand, the power provided by PV panel is way excessive, battery will adapt into charge state, which practically stores the redundant power.

Appendix A – PEK-540 Circuit Diagram

Power Conditioning System	
F28335 Delfino control CARD	
Gate Driver	
Gate Driver Power	

Power Conditioning System



G≝INSTEK

錯誤! 使用 [常用] 索引標籤將 Heading 1 套用到您想要在此處顯示的文字。





錯誤! 使用 [常用] 索引標籤將 Heading 1 套用到您想要在此處顯示的文字。



G^WINSTEK



G≝INSTEK

錯誤! 使用 [常用] 索引標籤將 Heading 1 套用到您想要在此處顯示的文字。



錯誤! 使用 [常用] 索引標籤將 Heading 1 套用到您想要在此處顯示的文字。





G≝INSTEK

F28335 Delfino control CARD


G≝INSTEK

Gate Driver



Gate Driver Power



Appendix B – C Code Burning Procedure

This appendix takes "PEK-550_Lab1_3P_SVPWM _Inv(50Hz)_V11.1.5_V1.1" as an example for the instruction. See the detailed steps below.

Operating steps

1. Open the digital circuit file "PEK-550_Lab1_3P_SVPWM_Inv(50Hz)_V11.1.5_V1.1" within the PSIM program followed by clicking "Generate Code" from "Simulate" tab. The PSIM will generate C Code automatically as shown below.



G^wINSTEK

PSIM -	(D:/PEK NEW PSIM/PEK	K-550 V1115/PEK-550 Lab1 V1115/PEK-550 Lab1 JP SVPWM Inv(S0Hz, V1115 V111C code//PEK-550 Lab1 JP SVPWM Inv(S0Hz) V	1115,41)
📧 File	Edit Options Winds	iow Help	- 0
D 🚅	🛛 🔗 L X. Illa 🙆 10	(空間 Summer le/e) ・ マスコン試験 ノーの国 かんの日常の 目の は の ト 日日 ノ	V A 🔁 👼 -
/*****			
// This	code is created by !	SimCoder Version 11.1.5.1 for F2833x Hardware Target	
11			
// SimC //	oder is copyright by	y Powersim Inc., 2009-2018	
// Date	lanuary 13, 2020	16:55:35	
		/	
	e <math.h> e "PS.bios.h"</math.h>		
	float DefaultType:		
	GetCurTime() PS_0	GetSysTimer()	
# define	PWM_IN_CHECK	// To lower PWM value setting time, comment out this line if PWM duty cycle values are strictly limited in the range	
nterrup roid Ta	et void Task();		
const U	int16 PSD_CpuClock DefaultType	:= 150; // MHz (Gb[Theta:	
extern	DefaultType	fGbfVcona1:	
extern	DefaultType	fGblVconb1;	
extern	DefaultType	fGblVconc1;	
extern	DefaultType	fGbBtart;	
PST. But	Item aGblSciOutBuf[140001	
PST_Dat	ta aGblScilnValue[1]] = {0.6};	
		= {0,0,0,0,0,0,0,0,0,0,0};	
	aGbl5ciOutCnt[12] = nGbl5ciState = 0:	- {0,0,0,0,0,0,0,0,0,0,0};	
		8 - (0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.	
char* a	GblScilnitStr = *\001	16,1:P5M_Vcona=20000\003\0016,2:P5M_Vconb=20000\003\0016,3:P5M_Vconc=20000\003\0011,1:P5M_Duty=	0.6\003\0016,4:Psm_Voab=20000\003\0016,5:Psm_ILa=20000\003\0016,6:Psm_ILb=
	PSC_SCI_SENDOUT		
	PSC_SCL_INITIAL PSC_SCL_START	0 0x5000000	
	PSC_SCI_START	0x1000000	
	PSC_SCL_RESTART		
-		H.,	
		回回はお100001回回口の000010キ1回日9000000000000000000000000000000000000	

2. A folder of identical name with the PSIM circuit file in which the required files for burning and C Code are well saved will be generated in the location of PSIM circuit file by system.

PEK-550_lab1.3P_SVPVM_Jm/S0Hz_V1115_V11(C code) PEK_Subcirculi SVPVM_V1115_V11 @ PEK-S0Lab1.3P_SVPVM_Jm/S0Hz_V1115_V11 @ PEK-S50_cim1.3P_SVPVM_Jm/S0Hz_V1115_V11 @ PEK-S50_cim1.3P_SVPVM_Jm/S0Hz_V1115_V11	2020/1/13 下 2019/8/9 下件 2019/12/24 T 2019/12/24 T	= 05:20 下午 02:19	檔案資料夾 PSIM Document PSIM Document PSIM Document	14 KB 171 KB 105 KB
名稱	修改日期	類型	大小	
F2833x_Headers_nonBIOS	2020/1/13 下午 0	Windows 命令指	9 KB	
🚳 F28335_FLASH_Lnk	2020/1/13 下午 0	Windows 命令指	7 KB	
F28335_FLASH_RAM_Lnk	2020/1/13 下午 0	Windows 命令指	6 KB	
🚳 F28335_RAM_Lnk	2020/1/13 下午 0	Windows 命令指	4 KB	
🖬 passwords	2020/1/13 下午 0	ASM Source File	4 KB	
PEK_550_Lab1_3P_SVPWM_Inv_50Hz_V11_1_5_V1_1	2020/1/13 下午 0	C Source File	13 KB	
PEK_550_Lab1_3P_SVPWM_Inv_50Hz_V11_1_5_V1_1	2020/1/13 下午 0	Altium Embedde	5 KB	
PS_bios	2020/1/13 下午 0	C/C++ Header File	22 KB	
🗃 PsBiosRamF33xFloat	2018/7/25 上午 0	Altium Library	631 KB	
🗃 PsBiosRomF33xFloat	2018/7/25 上午 0	Altium Library	636 KB	
🗃 rts2800_fpu32_fast_supplement	2013/1/16 下午 0	Altium Library	17 KB	

3. Open CCS and select "Project" tab followed by clicking "Import Legacy CCSv3.3 Projects" as the figure below.



4. Go to "Select a project file" and click "Browser" followed by searching the folder where C Code is located and selecting the file with name extension ".pjt" as the following figure shown.

Find Import Legacy CCS Project	its	_ D _ X
Select Legacy CCS Project Select a legacy CCS project	or a directory to search for projects.	
Select a project file:	D:\PEK NEW PSIM\PEK-550_V11.1.5\PK	B <u>r</u> owse
Select search-directory:		B <u>r</u> owse
Discovered Forcy projects:		SelectAll
 <u>C</u>opy projects into work <u>Keep original location fr</u> <u>Create a subfolder fr</u> 		
? < <u>B</u>	ack Next > Einish	Cancel



5. Select " Copy projects into workspace " followed by clicking "Next" and then "Finish" to import C Code into CCS program. See the figure below.

👬 Import Legacy CCS Projec	ts	_ D X
Select Legacy CCS Project		
Select a legacy CCS project	or a directory to search for projects.	
Select a project file:	D:\PEK NEW PSIM\PEK-550_V11.1.5\PEK	B <u>r</u> owse
Select search-directory:		Browse
Discovered legacy projects:		
		Select All
		Deselect All
1		
I Ň		
Opy projects into work	space	
Create a subfolder fr	or each project	
	V	
< <u>B</u>	ack <u>N</u> ext > <u>F</u> inish	Cancel

Import Legacy CCS Projects			
Select Compiler Select a compiler version for ea	ach migrated p	roject.	
Project	Device Fa	Compiler	Edit
PEK_550_Lab1_3P_SVPW		16.9.3.LTS	
	_		
		e e	
		با لي	
		\sim	
? < <u>B</u> ack	Next	> <u> </u>	Cancel
		\sim	
😯 Import Legacy CCS Projects			
Select Compiler Select a compiler version for ea	ich migrated pi	roject.	
	Device Fa		<u>E</u> dit
PEK_550_Lab1_3P_SVPW	■ C2000	16.9.3.LTS	_
			4
F Import Legacy CCS Projects			
Issues that may require y project(s). Please see the	our attention w	ere encountered whil	e migrating the
project(s). Please see the	e 'project.log' fi	le, in the root of each	project, for details.
			ОК
			\sim
? < Back			

- 6. Select C Code file and choose "Properties" from "Project" tab. The setting steps are as follows.
 - 1) Select "TMS320F28335" of "2833X Delfino" from Variant under Main tab.
 - 2) Select "Texas Instruments XDS100v1 USB Debug Probe" from Connection under Main tab.
 - 3) Select "none" from Linker command file under Main tab.
 - 4) Deselect "XDAIS" under Project tab. (Ignore this step if your CCS version doesn't provide this option.





7. After the setting, click "Build" for compilation. If no errors occur after compiling, the program is eligible for burning. Simply ignore the warnings, which have no impact on burning process.



8. Connect PEK-006 to PC and PEK module respectively followed by clicking "Debug" to proceed to burning process.





9. After the burning process, click "Terminate" and remove "PEK-006" to finish the entire procedure.



 If it needs to delete file, select C Code file followed by selecting "Delete" under "Edit" tab and checking "Delete project contents on disk". Finally, click "OK" to complete the action.





Connection

Operating steps

1. Connect PEK-005A to PEK module and make sure DSP is working normally.



2. Connect one end of RS232 cable to PC, and the other end to the RS232 connector of PEK module.



3. Open Device Manger from PC and identify the COM port number being utilized by RS232 cable.



4. Open PSIM program and select "DSP Oscilloscope" under "Utilities" tab.

G^wINSTEK



- 5. The Port settings are as follows.
 - 1) Select the COM port being used by RS232.
 - 2) Set 115200 for Baud rate.
 - 3) Set None for Parity check.

DSP Orgiller rep: Port settings Serial port 13 Fest Serial port 113200 Senty check: 1115200 Porthy check:	
Select output vaniables All vanables Solected vaniables Solected vaniables Solected vaniables Solected vaniables Update All	
Cornect Discorrent Pause	Timebase sole Variables Tinger Change Badgward Gaw Variables Varia

6. After the settings, click "Connect" to proceed to RS232 connection.

DSP Oscilloscope	
Port settings Serial port: 13 Test Boud rate: 115200 • Parity check: None • •	
Operation mode Continuous C Snap-shot	
- Select output variables All variables Selected variables	No Quite
- Set input variables Update Al	
	Timebase scale Yarabite Tingper

7. Both the output and input variables schemed within PSIM circuit can be clearly observed when connection is properly established.

DSP Oscilloscope	
Port settings Serial port: 13 Test Baud rate: 115200 Parity chedi: None	
Operation mode Ocontinuous Snap-shot Select output variables	
Sectody Veraldes A veralde A veralde A veralde Sected veraldes A veralde A veralde	No Deta
Connect Pause	Timebase scale Wanable Togor
Data Integrity %0	Save Offset - Level - Help DC ACL Gnd Delay -

Appendix D – SAS

Operation Procedure

We thoroughly introduce the PTS software covering SAS signal tracking, BAT simulation and real-time signal measurement subsystem. Through the system auto-detection function, each device can be well applied to the corresponding functions.

Installation and Startup

Operating steps 1. Install the complete PTS software: download the PTS5 installer and decompress it to the location c:\PTS installer followed by entering the Volume and executing the Setup.exe as follows.



2. The system will search if the required component has been installed. If the required component is not installed yet or the installed one is with old version, the required component will be in the waiting list for installation. In contrast, if the installed one is with higher version than the required one, the installation process will be skipped.



Use the default location and press the "Next" to finish installation. Then, the installed software and the software waiting to be installed including the required executing component will be listed.



3. Press "Next" to proceed to the following installation.

U PTSMain	
Overall Progress: 30% Complete	
Updating component registration	
	<< Back Next >> Cancel

The overall installation progress along with each item progress will be displayed.

PTSMain	
Installation Complete	
The installer has finished updating your system.	
	<< <u>B</u> ack Next>> Finish

- Download the PTS SAS package software and decompress it to the previous location for installation. A new directory will be added under the location c:\gwinstek\.
- 5. Switch to the directory and it is available to create a shortcut on the desktop for convenient execution. See the following screenshot shown.



Right click on the PTS_PVMain file followed by selecting "Sent to" -> "Desktop (create shortcut)" to create a shortcut, which allows you to promptly execute the software from the desktop directly with ease.

- 6. Locate the shortcut from desktop and execute it promptly when necessary later.
- Uninstall 7. In the Control Panel, click the "Programs and Features" item followed by locating the PTSMain one for uninstall.

2111188 1422223289	解除安装或壁更程式 研算解放装装盘式,排注调算编数模式,然後按一下得	200天花)・[屋更] 城 (修道)・				
多 開設和展開 Windows ID組	经合款援 - 解除实际					
	68	發行者	安徽於	大小	版本	
	EIP-CAD 2002 Service Pack 1		2010/10/5			
	Picasa 3	Google, Inc.	2013/4/11		3.9	
	#3PL-2303 USB-to-Serial	Prolific Technology INC	2015/10/27		1.8.0	
	# PTSMain	Good Will Instrument Co., LTD.	2020/1/23	3.99 MB	1.1.0	
	EPyQt GPL v4.11.2 for Python v2.7 (x32)		2014/10/20		4.11.2	
	EPython 2.7 matplotlib-1.3.1		2014/10/20			
	EPython 2.7 numpy-1.8.0		2014/10/20			
	83 Python 2.7 PE-1.1.7		2014/10/20			
	EPython 2.7 pyparsing-2.0.1		2014/10/20			
	EPython 2.7 pyserial-2.7		2014/10/20			
	A CONTRACT OF A CONTRACT.				_	

Interface Introduction

Program Running Interface

Diagram 1 System Running Interface



The PV trajectory curve of the configured system



V1 display in left and PV display in right. Active indicates the one after startup. The real IV measurements, via Intensive setting, allow user to check the relevant trajectories.

Diagram 2

Real-time readings monitor

	3.53 Power 443.91 Intensive
	Power
	3.53
	Current
Diagram 3	Voltage 125.75

Both Voltage and Current are indicated in the left side of the IV curve chart from the diagram 2, whereas both Voltage and Power are indicated in the right side of the PV curve chart from the figure 2. Intensive indicates the remaining data points on screen, which tracks the real IVP fluctuating trajectory.



Operation

Device connection setup

Diagram 4 Device selection

PV Source	
1/0	

Establish system connection, via the drop-down menu, to designate the applicable device.

Establish PV reference curve

Voc 77

screenshot shown:

Diagram 5 Trajectory parameters of previous setup

Diagram 6 SAS trajectory parameter setting

Isc 12	Imp 10	Mode	
SAS_Cre	ate: Establish a	new curve as	s the following

Margin 0

Vmp 64.032

🗱 Config 📃	2
Voc 77.000	
Isc 12.000	
Vmp 64.032	
Imp 10.000	
Margin v 0	
Mode Auto 💌	
OK Cancel	

When a new curve is established, the relevant curve will be displayed in the VI and PV charts. And it is available to add parameters for the curve into the SAS table.

SAS_Create

- Voc: Open circuit voltage
- Isc: Short circuit current
- Vmp: Max power point voltage
- Imp: Max power point current
- Margin: Output will not be updated within the ample area (%)

Diagram 7
Trajectory
parameter table

<u>/</u>]0	SAS Table		
() o	Voc	Vmp	
	152	140	
	Isc	Imp	
	4	0.45	
	Margin	Mode	
	0	None	
	III		Þ

- Mode: Select Auto mode when utilizing
- OK: Confirm parameter setting and import into SAS Table
- Cancel: Discard the modification setting
- SAS Table: The curve ready to be written into device. Right click to open the operational functions: Import Table, Export Table
- Import Table: Load the previously established curve and parameter in the auto-saving file.
- Export Table: Export the current curve and parameter. Point the cursor to the SAS Table, through the delete button, to delete the current setting (trajectory curve).

Upload / Load PV trajectory curve parameter

Diagram 8



Write the set trajectory curve parameter from the SAS Table into the device and wait for execution. In the meantime, PSW enters the SAS running mode.

G^W INSTEK

Diagram 9

Output OFF/ON



Start / Stop PSW output In the SAS mode, PSW output reacts in accord with the selected curve. In the normal mode, PSW acts as a standard function.

Select Trajectory Parameter

Diagram 10	SAS_Config_1	∇	
Refer to			
trajectory			
parameter			
selection			

Stop and End

Diagram 11	Once the upload action is executed, the device enters the SAS mode and all the Output ON/OFF control determine if PSW proceeds to tracking operation.
	STOP

If PSW requires to returning back to the normal operation mode, it must select stop software and restart it.

Appendix Description

A: PSW Tracking Mode

After SAS software startup, PSW will, by uploading trajectory curve software, initiate tracking mode. User then is able to switch freely among the established trajectory software. In order to exit from the tracking mode, press the "STOP" to make the device return back to the default operation mode.

B: Normal Mode

System is under the normal operation mode after startup. PSW enters the tracking mode after successfully uploading the PV trajectory curve.

C: IVP Real-Time Record Curve

In the tacking mode, apart from IV and PV trajectories, the both trajectory record charts are also provided, individually.

Diagtam 12



Appendix E – BATSim Operation Procedure

In the PTS system, BATSim simulates the basic battery mode via the combination of PSW 160-7.2 and PEL-3000, and also simulates the discharge mode via PSW, further simulating charge mode via PEL-3000.

Charge: when external voltage is greater than that of PEL-3000, PEL-3000 absorbs power and thereby simulates the battery charge mode.

Discharge: when external voltage is less than that of PSW, PSW outputs power and thereby simulates the battery discharge mode.

Installation

Operating steps

1. Install the complete PTS software: download the PTS5 installer and decompress it to the location c:\PTS installer followed by entering the Volume and executing the Setup.exe as follows.



2. The system will search if the required component has been installed. If the required component is not installed yet or the installed one is with old version, the required component will be in the waiting list for installation. In contrast, if the installed one is with higher version than the required one, the installation process will be skipped.

J PTSMain	
Destination Directory Select the installation directories.	
All software will be installed in the following locations. To install software into a different location, click the Browse button and select another directory.	
Directory for PTSMain	
C.V3 WInstek/PIS_EmuSystem/	Browse
Directory for National Instruments products D-Program File/National Instruments	Browse
<< Back Next>	> <u>C</u> ancel

Use the default location and press the "Next" to finish installation. Then, the installed software and the software waiting to be installed including the required executing component will be listed.

😲 PTSMain	
Start Installation Review the following summary before continuing.	
Adding or Changing • FTSMan Files	
Click the Next button to begin installation. Click the Back button to change the installation settings.	
Save File << Back Next >>	Cancel

3. Press "Next" to proceed to the following installation.

U PTSMain	
Overall Progress: 30% Complete	
Updating component registration	
	<< Back Next>> Cancel

The overall installation progress along with each item progress will be displayed.

U PTSMain	
Installation Complete	
The installer has finished updating your system.	
	< Back Next >> Einish

- 4. Download the PTS BATSim package software from the website and decompress it to the previous location for installation. A new directory will be added under the location c:\gwinstek\.
- Uninstall 5. In the Control Panel, click the "Programs and Features" item followed by locating the PTSMain one for uninstall.

Startup

Operating steps 6. Switch to the directory and it is available to create a shortcut on the desktop for convenient execution. See the following screenshot shown.

🔾 📲 🖡 電腦 🔸 Genuine Win7_64	in (og - Ormstek	e i toraren.	-	19	要尋 PTS BAT	_	1
经合管理 • 🗃 開設 肉藤 新闻发行	R				10	• 🖬	0
☆ 我的最愛	A#			修改日期	频型	大小	
U Dropbox	BATSin			2020/1/9 上_	ALIASES 檔案	IK	в
1 下数	BATCIN	<u>.</u>		2020/1/9 1-		3,240 K	
48		開設(O) 以未成管理員良分執行(A)		2020/1/9上	缩懸設定	1 K	3
A Google 雲端硬碟		以系統管理具設分44(1(A) 結構詳細指容性(Y)					
30 最近的位置		7-Zo					
		Git Init Here					
□ · · · · · · · · · · · · · · · · · · ·		Git Rash					
		病療務研究					
 · · · · · · · · · · · · · · · · · · ·			_				
Genuine Win7. 64bit (C:)	10	TortoiseGit	•				
ca Data (D:)		WinMerge					
品 CD 光碟機 (E:)		釘備到工作列(9)					
品 CD 光磁機 (F)		紅鐵到 [開始] 功能表(U)					
Data (L)		建厚苗质(V)					
g dso (\\172.16.5.225) (Z:)		(M)注於副					
→ dso (\(1/2.16.5.225) (2:) MSN 上程的社群		第下の		Skype			
■ MSN 上其的任群 ■ 我在 MSN 的網站		混動(C)		TeamViewer			
其任 MSN 的網站		建立理想の		中文中 (1) 文中 (1) 文中	-		
		B(9(D)		其二(建立推定) 新井松井書	J		
🗣 網路		重新商店(M)		● 特百块収集			
F 1F-MEETINGROOM		六晋(R)		E BER (pope	0 第N本		
IN 4F-MEETINGROOM		FIRWY.	_	a dio (\\172.16			

 Right click on the BATSim file followed by selecting "Sent to" → "Desktop (create shortcut)" to create a shortcut, which allows you to promptly execute the software from the desktop directly with ease.

Interface Introduction



IO	SN		SubID	
⁸ COM4	 EN150256 		1	
Manufacture	ModelName	Ver.		
GW-INSTEK	PSW80-13.5	02.19.20190314		
oad	,			
Load	SN		SubID	Re-Config
	SN	7	SubID	Re-Config
IO		Ver.		Re-Config

User is able to, via the IO setup, manually select the applicable devices for system. Click the "Re-Config" to proceed to setup validation. The basic information of selected devices will be displayed as the above example shown when successful setup. It supports PEL-3000 and PSW series products only.

Diagram 2 Basic parameters settings of simulating battery



- Capacity(mAh): simulating battery capacity
 - InitCap(%): initial capacity
 - Vo(V): standard output voltage
 - Voff(V): simulating battery voltage when empty
- Vdiff(V): simulating voltage difference when internal charge and discharge

G^WINSTEK

Appendix E – BATSim Operation Procedure

Diagram 3
Battery cell
indicator

	Cell Indi	cator
105-	Centria	
100-		50.00
95-		
90-		
85-		
80-		
75-		
70-		
65-		
60-		
55-		
50-	_	
45-		
40-	_	
35-		
30-	_	
25-		
20-	_	
15-		
8-	_	

Cell Output Status

Diagram 4 Battery status display

Diagram 5 Battery charge and discharge simulating record curve

Status Capacity(mAh) Voltage(V) Current(A) 3000 0.000 0.000 Volt 📈 Amps. 📈 119-118-117-116-115-114-113-10.8 10.7 10.6 10.5 10.3 00.50.00 01.40.00 02:30.00 03:20.00 04:10.00 05:00.00 05:3 4.80

During the process of system running, the latest voltage and current readings from device will be loaded and displayed within the above curve chart in accordance with the charge (PEL) and discharge (PSW) behaviors.

Operation

Device validation will start automatically after software startup. The following message will be shown when none of devices have been connected properly.



Select the applicable power and load devices respectively and make the reconnection.

Device Connection

Power		
IO	SN	SubID
10		
Manufacture	ModelName Ver.	, I
Load		
IO	SN	SubID
16		0
Manufacture	ModelName Ver.	
<u></u>		
IO	Expand the list	of available
1/6	devices for syst	em and select the
COM1		urces configuration
COM3		0
COM4	for power and	load individually.
LPT1	Recheck the ph	vsical connection
Refresh	-	onnected devices
	are displayed. I	
	and see if devic	es are shown.
	Contact your lo	ocal dealer if it
	doesn't work o	ut still.

Simulating Parameter Setup

CellSpec. Capacity(mAh) 3000 InitCap(%) 100 Vo(V) 12.15 Voff(V) 10.35 Vdiff(V)	 Capacity(mAh): simulating battery capacity InitCap(%): initial capacity Vo(V): standard output voltage Voff(V): simulating battery voltage when empty Vdiff(V): simulating voltage difference when internal charge and discharge
12.15 Voff(V) 10.35 Vdiff(V)	when emptyVdiff(V): simulating voltage difference when internal charge

Re-Config

After setup, press "Re-Config" to proceed to validation.



IO O	SN		SubID
[%] COM4	 EN150256 		1
Manufacture	ModelName	Ver.	
GW-INSTEK	PSW80-13.5	02.19.20190314	
.oad		7	
	SN	7	SubID
.oad IO % COM9	SN	7	SubID
10		Ver.	_

- Power: PSW series devices are required.
- Load: PEL series devices are required.

Monitor Screen


Appendix F Design Principles

Experiment 1 Interleaved Buck Converter

The two-phase interleaved buck converter, as shown in Appendix F 1.1, features a current loop and a voltage control loop to maintain the V_b voltage. The voltage loop uses the error from voltage feedback, adjusted by the voltage controller, to obtain the current command (I_{dc}) and sends it to the current controllers of the two converters. The two current controllers then use the error from the inductor current feedback, adjusted by the current controller, to obtain the control voltages (V_{con1} and V_{con2}) for PWM. The PWM sawtooth waves (V_{t1} and V_{t2}) of the two converters are of the same frequency but have a phase difference of 180 degrees to achieve interleaved control. The two PWM trigger signals are interleaved, which also interleaves the ripple of the inductor current, resulting in an output current frequency that is twice the switching frequency, helping to reduce the value of the filter and thus its size. Since the design of the inductor current loop is the same as that of the boost converter, it will be explained in Experiment 2. Here, only the design of the voltage loop is described.



The equivalent circuit of the voltage loop of the current-controlled buck converter is shown in Figure Appendix F1.2(a), from which it can be derived:

$$\frac{v_b}{l_b} = \frac{1 + \frac{s}{\omega_z}}{1 + \frac{s}{\omega_o}} , \quad \omega_z = \frac{1}{CR_e} , \quad \omega_p = \frac{1}{CR}$$
(Appendix F1.1)

The command of the current loop is generated by the voltage loop. The control block diagram combining the current and voltage loops is shown in Figure Appendix F1.2(b), where it is assumed that the bandwidth of the current loop is much wider than that of the voltage loop, thus the current loop can be considered ideal

(i.e., $\tilde{t_a} = \tilde{t_{dc}}$), kv is the voltage sensing ratio, LPF2 is a low-pass filter, which combines with the proportional-integral (PI) voltage controller to form a type 2 controller. The Bode plot of the voltage loop is shown in Figure Appendix F1.2(c), and the zero crossover frequency of the voltage loop u needs to be much lower than the

bandwidth of the current loop, and can be set as $u_v = u_I/4$, $z = u_v/4$, $p = f_s/10$.

According to the current and voltage control loops of the synchronous buck converter, two sets of converters are paralleled and the PWM phases are interleaved by 180 degrees, resulting in the control loop of the two-phase interleaved bidirectional DC-DC converter as shown in Figure Appendix F1.3. Its circuit loop

G^WINSTEK

response is the same as the current control loop in Figure Appendix F2.5, while the voltage loop is the same as in Figure Appendix F1.2.





Figure Appendix F1.3 Two-Phase Interleaved Buck Converter Control Architecture

Experiment 2 Interleaved Boost Converter

The control architecture of the interleaved bidirectional DC-DC converter is illustrated in Appendix F2.1. It comprises a current loop and a voltage control loop, which are employed to maintain the DC bus voltage (V_d). The voltage loop utilizes the error from the voltage feedback, which is processed by the voltage controller to generate the current command (Idc). This current command is then sent to the current controllers of the two converters. The current controllers, in turn, use the error from the inductor current feedback, processed by the current controller, to generate the control voltages for the PWM (V_{con1} and V_{con2}). The PWM sawtooth waves (V_{t1} and V_{t2}) of the two converters have the same frequency but are phase-shifted by 180 degrees to achieve interleaved control, as shown in Appendix F2.2. The interleaved PWM trigger signals cause the ripple of the inductor currents to also be interleaved, resulting in an output current frequency that is twice the switching frequency. This helps in reducing the value of the filter, thereby decreasing the filter size.



G^wINSTEK



The bidirectional DC-DC circuit employs a half-bridge configuration as illustrated in Appendix 2.3. From Figure Appendix F2.3, it can be derived that:

$$L\frac{dI_d}{dt} = dV_d - V_b = \frac{v_{con}}{2v_{tm}}V_d + \frac{V_d}{2} - V_b$$
 (Appendix F2.1)
$$d = \frac{1}{2} + \frac{v_{con}}{2V_{tm}}$$
 (Appendix F2.2)

$$\frac{dI_d}{dt} = k_{pwm} v_{con} + \frac{V_d}{2} - V_b$$
 (Appendix F2.3)

$$k_{pwm} = \frac{V_d}{2v_{tm}}$$
 (Appendix F2.4)

G^wINSTEK

Using Appendix F2.3, the current loop controller can be designed as shown in Figure Appendix F2.4. The block H_I is plotted based on the small-signal transfer function from Appendix F2.3. The parameter *ks* represents the current sensor's sensing ratio (V/A), and LPF1 is the low-pass filter applied during sensing. The current controller employs Proportional-Integral (PI) control, and the combination of PI and LPF1 forms a type-2 controller. The PI controller generates a feedback control signal V_{fb} , which, when combined with the feedforward control signal V_{fb} , results in the control voltage vcon for the PWM. The purpose of the feedforward

control is to eliminate disturbances. $\frac{V_d}{2} - V_b$ Disturbance to the current loop. The zero-crossing frequency (equivalent to bandwidth) uI of the current loop is designed to be 1/8 to 1/10 of the switching frequency. The Bode plot of the current loop is shown in Appendix F2.5, where *z* can be set to $u_1/3$ and *p* to $f_s/4$.





Figure Appendix F2.3, under steady-state conditions, can be derived from the power balance:

$$I_{dlink} V_d = -V_b I_d$$
 Appendix F2.5

As shown in Appendix F2.3, when the DC voltage is maintained at a constant value, the output current of the DC-DC converter, I_{dlinkr} is equal to the equivalent input current of the inverter, I_{inv} . By removing the steady-state value of the balanced current, the DC link voltage loop can be represented by the small-signal model in Appendix F2.6(a), from which the following can be derived:

$$\frac{\overline{V_d}}{\overline{I_{dlink}}} = \frac{1}{sC_d}$$
 (Appendix F2.6)

By utilizing Appendix F 2.5, it can be obtained:

$$\widetilde{I_{dink}} = \frac{-V_b}{V_d} \widetilde{I_d}$$
(Appendix F2.7)

From (Appendix F 2.6) and (Appendix F 2.7), it can be derived:

$$\frac{\widetilde{V_d}}{\widetilde{I_d}} = \frac{\widetilde{V_d}}{\widetilde{I_{dlink}}} \frac{\widetilde{I_{dlink}}}{\widetilde{I_d}} = (-\frac{V_b}{V_d}) \frac{1}{sC_d}$$
(Appendix F2.8)

The command of the current loop is generated by the voltage loop. The control block diagram combining the current and voltage loops is shown in Figure Appendix F2.6(b), where it is assumed that the bandwidth of the current loop is significantly wider than that of the voltage loop, thus the current loop can be considered ideal (i.e., $\tilde{t}_d = \tilde{t}_{dc}$), kv is the voltage sensing ratio, LPF2 is a low-pass filter, which combines with the proportional-integral (PI) voltage controller to form a type 2 controller. The Bode plot of the voltage loop is shown in Figure Appendix F2.6(c). Considering the low-

G^W**INSTEK**

frequency ripple of I_{inv} under unbalanced three-phase load in the inverter, the zero-crossing frequency uv of the voltage loop needs to be much lower than the second harmonic to reduce the ripple of the inductor current command idc, where *z* can be set as $u_v/4$, *p* as $f_s/10$.

Based on the aforementioned current and voltage control loops of the half-bridge DC-DC converter, two sets of converters are paralleled and the PWM phase is interleaved by 180 degrees to obtain the control loop of the two-phase interleaved bidirectional DC-DC converter as shown in Figure Appendix F 2.7. The response of its circuit loop is the same as the control loop in Figure Appendix F 2.4, and the voltage loop is the same as in Figure Appendix F 2.6.





Figure Appendix F2.7 Control loop of the two-phase interleaved bidirectional DC-DC converter

Experiment 3 Bidirectional DC-DC Converter

Combining the synchronous buck converter from Lab1 and the synchronous boost converter from Lab2, as shown in the circuit of Figure Appendix F3.1, one operates in buck mode, and the other in boost mode. Their inputs and outputs are connected together, with the low-voltage side (V_b) connected to the power supply. This setup can verify that both converters have bidirectional power adjustment capability, and energy can be recovered, with one acting as the load for the other, without the need for an additional load. Converter 1 has both voltage and current loops, with the voltage V_d maintained by Converter 1, while Converter 2 only has a current loop, with the current command set by I_{dc2} , which can be positive or negative. When I_{dc2} is positive, Converter 2 acts as the load for Converter 1, with Converter 1 operating in boost mode and Converter 2 in buck mode. When Idc2 is negative, Converter 1 acts as the load for Converter 2, with Converter 1 operating in buck mode and Converter 2 in boost mode.



Experiment 4 Three-Phase Four-Wire Boost Standalone Inverter

The boost circuit was introduced in Experiment 2, and the following will explain the standalone inverter.

The control architecture of the three-phase four-wire inverter is shown in Figure Appendix F4.1. From Figure Appendix F4.1, it can be derived:

$$L \frac{dI_{oa}}{dt} = V_{An} - V_{an}$$
 (Appendix F4.1)

$$L \frac{dI_{ob}}{dt} = V_{Bn} - V_{bn}$$
 (Appendix F4.2)

$$\frac{dI_{oc}}{dt} = V_{Cn} - V_{Cn}$$
 (Appendix F4.3)

$$I_{oA} + I_{oB} + I_{oC} = I_{oN}$$
 (Appendix F4.4)

The voltage of the ABC three arms using SPWM switching can be expressed as: utilizing

$$V_{in} = \frac{v_{coni}}{2v_{tm}} V_d, i = A, B, C$$
(Appendix F4.5)

Utilizing (Appendix F 4.1)~(Appendix F 4.5), it can be derived:

...

$$\begin{bmatrix} L \frac{dI_{oa}}{dt} \\ L \frac{dI_{ob}}{dt} \\ L \frac{dI_{oc}}{dt} \end{bmatrix} = \frac{V_d}{2v_{tm}} \begin{bmatrix} v_{conA} \\ v_{conB} \\ v_{conC} \end{bmatrix} - \begin{bmatrix} V_{an} \\ V_{bn} \\ V_{cn} \end{bmatrix}$$
(Appendix F4.6)

Definition:

$$k_{pwm} = \frac{V_d}{2v_{tm}}$$
 (Appendix F4.7)

It can be derived:

$$\begin{bmatrix} L \frac{dI_{oa}}{dt} \\ L \frac{dI_{ob}}{dt} \\ L \frac{dI_{oc}}{dt} \end{bmatrix} = k_{pwm} \begin{bmatrix} v_{conA} \\ v_{conB} \\ v_{conC} \end{bmatrix} - \begin{bmatrix} V_{an} \\ V_{bn} \\ V_{cn} \end{bmatrix}$$

(Appendix F4.8)

Utilizing the abc-dq0 axis transformation yields:

$$\begin{bmatrix} L \frac{dI_{od}}{dt} \\ L \frac{dI_{oq}}{dt} \\ L \frac{dI_{o0}}{dt} \end{bmatrix} = k_{pwm} \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} V_{cond} \\ V_{con0} \end{bmatrix} - \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} V_{od} \\ V_{o0} \\ V_{o0} \end{bmatrix} - \begin{bmatrix} 0 & \omega L & 0 \\ -\omega L & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} I_{od} \\ I_{oq} \\ I_{o0} \end{bmatrix}$$
(Appendix F4.9)

Similarly, the output voltage can also be obtained:

$$\begin{bmatrix} C \frac{dV_{od}}{dt} \\ C \frac{dV_{oq}}{dt} \\ C \frac{dV_{o0}}{dt} \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} I_{od} \\ I_{oq} \\ I_{o0} \end{bmatrix} - \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} I_{Ld} \\ I_{Lq} \\ I_{o0} \end{bmatrix} - \begin{bmatrix} 0 & \omega C & 0 \\ -\omega C & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} V_{od} \\ V_{oq} \\ V_{o0} \end{bmatrix}$$
(Appendix F4.10)



Figure Appendix F4.1 Control Architecture of Three-Phase Four-Wire Standalone Inverter

Utilizing (Appendix F4.9), the current loop of the converter can be designed as shown in Figure Appendix F4.2. The power circuit block is drawn using (Appendix F4.9). The controller employs both feedback control (v_{fb}) and feedforward control (v_{ff1} and v_{ff2}). The feedforward control is used to directly counteract the disturbances of V_{od} , ωLI_{oq} (d-axis, q-axis, and 0-axis principles are similar) on the current loop. The feedback control consists of a proportional-integral (G_1) and low-pass filter (LPF) forming a type II error amplifier. The Bode plot of the control loop is shown in Figure Appendix F4.3(d). The bandwidth of the current loop can be set to $1/10\sim1/8$ of the switching frequency.



Utilizing (Appendix F4.10), the voltage loop of the converter can be designed as shown in Figure Appendix F4.3. The power circuit block is drawn using (Appendix F4.10), and the current loop is set to be ideal, meaning the current tracking response is set to 1. The

G≝INSTEK

controller employs both feedback control and feedforward control. The feedforward control directly counteracts the disturbances of the load current (i_{Ld} , i_{Lq} , and i_{L0}) on the voltage loop. The feedback control consists of a proportional-integral (G_v) and low-pass filter (LPF) forming a type II error amplifier. The Bode plot of the control loop is shown in Figure Appendix F4.3(d). The bandwidth of the voltage loop can be set to 1/4 of the current loop bandwidth. The commands for the d-axis and 0-axis are set to zero. The voltage control of the 0-axis is used to balance the three-phase line voltage, ensuring balance under unbalanced three-phase load conditions.





Unbalance AC voltage controller



Experiment 5 Three-Phase Four-Wire Photovoltaic Grid-Connected Inverter

Based on the PEK-540 two-stage circuit architecture, a gridconnected three-phase four-wire PV inverter as shown in Figure Appendix F5.1 can be realized. The input of the two sets of DC-DC converters is the photovoltaic module, forming a multi-string PV inverter. The purpose of the DC-DC converter input from the photovoltaic module is to boost the PV module voltage to the DC bus voltage and enable the photovoltaic module to operate at its maximum power point. The second stage inverter then feeds the power into the grid. The control architecture of the DC-DC converter is shown in Figure Appendix F5.2, which is a three-loop control architecture. The outermost loop is the maximum power point tracking control loop (MPPT), which generates the voltage command (v_{pc}) for the photovoltaic module. The middle loop is the voltage control loop, which aims to make the photovoltaic module voltage (v_p) follow its command. The voltage controller generates a current command (I_{Lc}) for the innermost current loop, which aims to make the inductor current (I_L) follow this current command. The current loop generates the final PWM control voltage (v_{conp}) , which is then compared with the PWM triangular wave (v_t) to obtain the duty cycle of the switch.

As derived from Appendix F5.2:

$$L\frac{dI_L}{dt} = dV_d - V_{pv}$$
 (Appendix F5.1)

The duty cycle can be expressed as:

$$d = \frac{1}{2} + \frac{v_{conp}}{2V_{tm}}$$
 (Appendix F5.2)

The amplitude of the triangular wave is denoted as vtm. By substituting (Appendix F 5.2) into (Appendix F 5.1), the following can be obtained:

$$L\frac{dI_L}{dt} = k_{pwm} v_{conp} + \frac{V_d}{2} - V_{pv}$$
 (Appendix F5.3)

G≝INSTEK



The current loop controller can be designed using Appendix F 5.3, as illustrated in Figure Appendix F 5.3(a). The block H_l is plotted based on the small-signal transfer function from Appendix F 5.4. The parameter ks represents the current sensor's sensing ratio (V/A), and LPF1 is the low-pass filter applied during sensing. The current controller employs Proportional-Integral (PI) control, and the combination of PI and LPF1 forms a type-2 controller. The PI controller generates a feedback control signal V_{fb} , which, when added to the feedforward control signal V_{fb} , results in the control voltage v_{con} for the PWM. The purpose of the feedforward control is

to eliminate. $\frac{V_d}{2} - V_{pv}$ Disturbance to the current loop. The zero-

G^wINSTEK

crossing frequency (equivalent to bandwidth) u_l of the current loop is designed to be 1/8 to 1/10 of the switching frequency. The Bode plot of the current loop is shown in Appendix F 5.3(b), where *z* can be set to $u_l/3$ and p to $f_s/4$.



The PV module can be regarded as a voltage source, and the voltage loop can be represented by the small-signal model shown in Appendix F 5.4(a), from which it can be derived:

$$\frac{\tilde{V_{pv}}}{\tilde{L_L}} = \frac{-(1 + \frac{s}{\omega_Z})}{sC}, \ \omega_z = \frac{1}{R_e C}$$
(Appendix F5.5)

The command of the current loop is generated by the voltage loop. The combined control block diagram of the current and voltage loops is shown in Appendix F Figure 5.4(b). It is assumed that the bandwidth of the current loop is significantly wider than that of the voltage loop, thus the current loop can be considered ideal

(i.e. $\tilde{t_L} = \tilde{t_{Lc}})Kv$ represents the voltage sensing ratio, and LPF2 is a low-pass filter, which, combined with the proportional-integral (PI) voltage controller, forms a type 2 controller. The Bode plot of the voltage loop is shown in Appendix F 5.4(c). The zero-crossing frequency of the voltage loop, uv, must be significantly lower than

G^W INSTEK

the bandwidth of the current loop and can be set to $u_v=u_I/4$, $z = u_v/4$, $p = f_s/10$.



Maximum Power Point Tracking (MPPT) control generally employs the Perturbation and Observation (P&O) method. The concept, as illustrated in Appendix Figure F5.5(a), involves moving the operating point on the P- V_p characteristic curve. The slope dP/dV_p calculated from the current sample determines whether the operating region is in Interval I or Interval II. If in Interval I, the next movement direction is to increase V_p ; conversely, if in Interval II, the next movement direction is to decrease V_p . Each time, the operating point must be moved and reassessed, hence the name Perturbation and Observation method. The P&O method must be

GWINSTEK

executed through a program, with its flowchart shown in Appendix Figure F5.5(b).



Experiment 6 Three-Phase Four-Wire Battery Energy Storage System

Due to the previous chapters having already discussed the applications of DC-DC converters and standalone inverters, the following sections will focus on the energy management controller in grid-connected mode.

A. $P-\omega$ and Q-V droop control

In the event of normal grid operation, the energy management controller is depicted in Appendix F6.1(a). The real power command for the inverter can originate from the battery charger or from an external (or preset) command regulating the load level. To assist in supporting the grid voltage, the PCS must adjust the real and reactive power commands based on the grid voltage and frequency. Appendix F6.2(b) illustrates the P- ω droop control method. When the grid frequency falls below the normal *f_{set}* value, the PCS provides real power higher than the original set value. Conversely, when the grid frequency exceeds the normal f_{set} value, the real power output is reduced. Here, the adjustment range of P- ω is set to ±1Hz. The normal real power output setting is maintained within ±0.5Hz. If it exceeds 0.5Hz, the output setting will be linearly increased (or decreased). When it reaches ± 1 Hz, it will increase or decrease by 50%. Figure Appendix F6.1(c) shows the Q-V droop adjustment method. The Q-V droop adjustment range is set to $\pm 20\%$ of the rated voltage. When the V_{pcc} voltage is lower than the rated value, the PCS provides a higher virtual power than the original setting. On the contrary, when the V_{pcc} voltage is higher than the rated value, the virtual power output setting is reduced. The adjustment method is linear increase or decrease, and when the voltage reaches ±20% of the rated voltage, the virtual power setting value is adjusted to $\pm 50\%$.



B. PQ Controller and Active Power Filter (APF) Controller

Figure Appendix F6.2 includes the PQ controller and APF controller, which are located within the management controller's inner loop. The PQ controller receives commands (*Pc* and *Qc*) generated by the aforementioned power management controller, adjusts them through Proportional-Integral (PI) control to obtain the current commands i_{oqcm} and i_{odcm} , and then the APF controller derives the final current commands. The purpose of the APF controller is to compensate for load current harmonics (q and d axes), reactive power, and load current imbalance. To achieve these compensation functions, it utilizes the load current on the q-axis (i_{Lq}) to obtain the fundamental wave of the active load current (i_{Lq1}) through a low-pass filter, calculates the harmonic of the active

G^WINSTEK

current (i_{Lqh}) from the difference between the two, and finally, the current command on the q-axis is obtained by adding ioqcm and iLqh $(i_{oqca}=i_{oqcm}+i_{Lqh})$, enabling the PCS to compensate for *t*he active current harmonics of the load. The reactive power and reactive current harmonics of the load need to be fully compensated, so the current command on the d-axis is obtained by adding i_{odcm} and i_{Ld} $(i_{odca}=i_{odcm}+i_{Ld})$. To compensate for the load current imbalance, the current command on the 0-axis is generated from the 0-axis component of the load current $(i_{o0ca}=i_{L0})$.



Figure Appendix F6.2 PQ Controller and APF Controller

C. Phase-Locked Loop Controller

The Phase-Locked Loop (PLL) controller, as shown in Figure Appendix F6.3, determines the presence of grid voltage. When the Grid-on signal is selected, it uses the grid signal on the d-axis (V_{sd}) to generate a frequency correction signal ($\Delta\omega$) through a Proportional-Integral controller. Adding $\Delta\omega$ to the preset frequency ω_0 yields the phase-locked frequency ω_1 , which, after integration, produces the angle signal θ . This θ is then fed back to the abc-dq axis transformation, achieving synchronization when $\Delta\omega$ is corrected to zero. The PLL output frequency signal can also be used for grid voltage frequency detection, and the θ angle can be used to generate synchronized sine wave signals. In the absence of grid power, the Grid-on signal selects the PLL to generate the angle signal θ from the preset frequency ω_0 for use in independent mode axis transformation.



Figure Appendix F6.3 Phase-Locked Loop (PLL) Controller

Experiment 7 Three-Phase Four-Wire Hybrid System

Experiment seven integrates experiments five and six to form a hybrid system, using one phase of the interleaved converter from experiment six as a photovoltaic converter. The design method is the same as before, so it will not be elabor